Prosecution Insights
Last updated: October 02, 2026
Application No. 18/727,189

METHOD FOR TREATING SUBSTRATES

Non-Final OA §102
Filed
Jul 08, 2024
Priority
Jan 07, 2022 — FR 2200119 +1 more
Examiner
ULLAH, ELIAS
Art Unit
2893
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Soitec
OA Round
1 (Non-Final)
85%
Grant Probability
Favorable
1-2
OA Rounds
1m
Est. Remaining
93%
With Interview

Examiner Intelligence

Grants 85% — above average
85%
Career Allowance Rate
729 granted / 858 resolved
+17.0% vs TC avg
Moderate +8% lift
Without
With
+7.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
27 currently pending
Career history
867
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
35.6%
-4.4% vs TC avg
§102
53.6%
+13.6% vs TC avg
§112
7.3%
-32.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 858 resolved cases

Office Action

§102
DETAILED ACTION Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1-11 and 13-21 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Ito (US 2012/0229003). Regarding claim 1, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), comprising a stage treating a first substrate comprising at least one stage carried out in an item of equipment carrying out a heat treatment (s104 in FIG. 1), the first substrate being a substrate comprising a semiconductor material or a piezoelectric material (Fig. 1 and [0027]) subsequently, a decontamination stage of reduction in the a level of contamination of the item of equipment by a contaminating metal element by carrying out a heat treatment of substrate ( S105 in FIG. 1) and subsequently a subsequently, a stage of treating a second substrate (substrate 3 as shown in FIG. 3a-A-3D) comprising at least one stage carried out in the item of equipment carrying out a heat treatment, the second substrate being a substrate comprising a semiconductor material or a piezoelectric material ([0027]). Regarding claim 2, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), comprising wherein the first and the second substrate are of different materials ( see substrate 1 vs substrate 3). Regarding claim 3, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), comprising the first substrate is a piezoelectric substrate chosen from lithium niobate (LiNbO3) and lithium tantalate (LiTaO3) and/or the second substrate is a semiconductor substrate chosen from silicon, silicon carbide (SiC), sapphire (A1203) or a III-V semiconductor substrate, in particular, gallium arsenide (GaAs) ([0031]). Regarding claim 4, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), comprising the contaminating metal element is lithium ([0011]). Regarding claim 5, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1),further comprising, before and/or after the decontamination stage, a stage of determination of the level of contamination of the at least one contaminating component metal element inside the item of equipment (see FIG. 1). Regarding claim 6, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), comprising wherein the decontamination stage is carried out response to the level of contamination exceeding a predetermined contamination threshold threshold (see FIG. 1 and process steps). Regarding claim 7, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), comprising the decontamination stage is carried out at temperature of at least 5000 C ([0015]). Regarding claim 8, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), comprising wherein the decontamination stage is carried out under an oxidizing atmosphere, in particular, by introducing oxygen ([0011]). Regarding claim 9, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), comprising wherein the decontamination stage is carried out for a predetermined period of time ([0041]). Regarding claim 10, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), comprising further comprising repeating the decontamination stage at least once before carrying out the stage of treating the second substrate (see FIG. 1). Regarding claim 11, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), comprising discarding the decontamination substrate after the heat treatment of the decontamination substrate (see FIG. 1). Regarding claim 13, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), wherein the decontamination substrate comprises a silicon-based substrate ([0034]). Regarding claim 14, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), wherein the silicon-based substrate is a monocrystalline substrate, a polycrystalline substrate, or a porous substrate ([0002]). Regarding claim 15, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), wherein the silicon-based substrate is a silicon substrate [0034]). Regarding claim 16, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), wherein the silicon-based substrate comprises SiOCH ([0034]). Regarding claim 17, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), wherein the decontamination stage is carried out at a temperature of at least 800 ([0043]). Regarding claim 18, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), further comprising introducing oxygen into the item of equipment to form the oxidizing atmosphere ([0011]). Regarding claim 19, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), wherein the predetermined period of time is at least 30 minutes ([0043]). Regarding claim 20, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), wherein the predetermined period of time is at least 1 hour ([0043]). Regarding claim 21, Ito shows a method of treating substrates (substrate 1 in FIG. 2A with respect to FIG. 1), wherein further comprising using a fresh decontamination substrate during each repetition (see Fig. 1). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ELIAS M ULLAH whose telephone number is (571)272-1415. The examiner can normally be reached M-F at 8AM-5PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Yara Green can be reached at 571-270-3035. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ELIAS ULLAH/Primary Examiner, Art Unit 2893
Read full office action

Prosecution Timeline

Jul 08, 2024
Application Filed
Jul 15, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751024
HETEROJUNCTION BIPOLAR TRANSISTOR AND BASE-COLLECTOR GRADE LAYER
2y 5m to grant Granted Sep 29, 2026
Patent 12745497
LIGHT EMITTING CHIP AND MANUFACTURING METHOD FOR THE SAME, AND LIGHT EMITTING DEVICE
3y 6m to grant Granted Sep 22, 2026
Patent 12740442
VIA STRUCTURE FOR EMBEDDED COMPONENT AND METHOD FOR MAKING SAME
4y 3m to grant Granted Sep 15, 2026
Patent 12733519
MULTICHIP MODULE THERMAL MANAGEMENT THROUGH BACKSIDE METAL
3y 5m to grant Granted Sep 08, 2026
Patent 12733550
POWER ELECTRONICS ARRANGEMENT WITH PARALLEL CONNECTED SEMICONDUCTOR SWITCHES, POWER ELECTRONICS DEVICE, MOTOR VEHICLE, AND METHOD FOR PRODUCING A POWER ELECTRONICS ARRANGEMENT
3y 3m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
85%
Grant Probability
93%
With Interview (+7.8%)
2y 4m (~1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 858 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month