DETAILED ACTION
This action is responsive to the following communications: the Application filed June 11, 2024, and the information disclosure statement (IDS) filed June 18, 2025.
Claims 1-20 are pending. Claims 1, 8 and 15 are independent.
Notice of Pre-AIA or AIA Status
The present application is being examined under the first inventor to file provisions of the AIA .
Information Disclosure Statement
The information disclosure statement (IDS) submitted on June 18, 2025 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.
Claim Rejections - 35 USC § 103
The following is a quotation of AIA 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102 of this title, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
Claims 1-20 are rejected under AIA 35 U.S.C. 103 as being unpatentable over Jain (US 2022/0336009) in view of Desai et al. (US 9,520,165).
Regarding independent claims 1, 8 and its method independent claim 15, Jain teaches a device (see e.g., FIG. 3) comprising:
a memory array circuit (346 … 348) configured to store data therein;
a global input/output (I/O) circuit (250) configured to receive or transmit the data;
a local I/O circuit (230) configured to transfer the data between the memory array circuit and the global I/O circuit and including:
complementary read bit lines (RBLB); and
a sense amplifier and read bit line pre-charger circuit (322) connected between the complementary read bit lines and configured to receive a complement sense amplifier pre-charge signal (SAPRB) (see FIG. 10: SAPCHB) and to pre-charge the complementary read bit lines in response to the complement sense amplifier pre-charge signal (SAPRB) (see FIG. 10 along with e.g., FIG. 3); and
Jain’s a local control circuit (FIG. 3: 120) does not explicitly disclose claimed sense and pre-charge signal generators.
Desai et al. teach the deficiencies in e.g., FIGS. 1 and 3, and accompanying disclosure, i.e., a local control circuit (see FIG. 3) including:
an internal sense amplifier pre-charge signal generator (300) configured to receive an internal sense amplifier enable signal (SE) and to generate an internal sense amplifier pre-charge signal (SAPRI) (the output node of 330, i.e., internal node of SE) and an inverted version (output node of 330) of the internal sense amplifier pre-charge signal (SAPRI); and
a sense amplifier pre-charge signal (SAPR) generator (300) configured to receive the inverted version of the internal sense amplifier pre-charge signal (SAPRI) (the output node of 330, i.e., internal node of SE) and to generate an inverted version of the complement sense amplifier pre-charge signal (SAPR) (SE) (see FIG. 3 along with FIG. 1, and accompanying disclosure).
Jain and Desai are analogous art because they both are directed to SRAM memory device and one of ordinary skill in the art would have had a reasonable expectation of success to modify Jain with the specified features of Desai because they are from the same field of endeavor.
It would have been obvious to one of ordinary skill in the art before the effective filing date to apply the teaching of Desai et al. to the teaching of Jain such that a memory, as taught by Jain, utilizes a local control circuit, as taught by Desai et al., for the purpose of generating sense amplifier pre-charge signal related to sense enabling signal, thereby achieving enhanced memory read operations.
Regarding claims 2, 9 and 16, Jain and Desai et al. teach the limitations of claims 1, 8 and 15, respectively.
Jain and Desai further teach the local control circuit further includes a read signal (READ) generator configured to receive the internal sense amplifier pre-charge signal (SAPRI) and the inverted version of the internal sense amplifier pre-charge signal (SAPRI) and to generate a read signal (READ); and the sense amplifier pre-charge signal (SAPR) generator is configured generate the inverted version of the sense amplifier pre-charge signal (SAPR) in response further to the read signal (READ) (see Jain’s FIG. 3: READB signal; and Desai’s FIGS. 1 and 3, and accompanying disclosure, i.e., Desai’s sensing circuit implies claimed a read signal generator).
Regarding claims 3, 10 and 17, Jain and Desai et al. teach the limitations of claims 1, 8 and 15, respectively.
Jain and Desai further teach the sense amplifier and read bit line pre-charger circuit is further configured to receive a sense amplifier enable signal (SAE) and to amplify a voltage difference between the complementary read bit lines in response to the sense amplifier enable signal (SAE) (Jain’s FIG. 3 and Desai’s FIG. 1).
Regarding claims 4, 11 and 18, Jain and Desai et al. teach the limitations of claims 3, 10 and 17, respectively.
Jain further teaches the local control circuit is configured to receive an internal clock signal (ICLK) and to generate an inverted version of the sense amplifier enable signal (SAE) (FIGS. 3-10).
Regarding claims 5, 12 and 19, Jain and Desai et al. teach the limitations of claims 1, 8 and 15, respectively.
Jain further teaches the local I/O circuit further includes complementary bit lines, wherein memory cells of the memory array circuit is connected between the complementary bit lines; and the local I/O circuit is further configured to receive a complement bit line pre-charge signal (BLPCHB) and to pre-charge the complementary bit lines in response to the complement bit line pre-charge signal (BLPCHB) (see FIGS. 3-10 and accompanying disclosure).
Regarding claims 6, 13 and 20, Jain and Desai et al. teach the limitations of claims 1, 8 and 15, respectively.
Jain further teaches the local I/O circuit further includes a read bit line (RBL) transistor and a complement read bit line (RBLB) transistor respectively connected to the complementary read bit lines; and the local I/O circuit is further configured to receive a complement read signal (READB) that activates the read bit line (RBL) transistor and the complement read bit line (RBLB) transistor (see FIGS. 3-10 and accompanying disclosure).
Regarding claims 7 and 14, Jain and Desai et al. teach the limitations of claims 1 and 8, respectively.
Jain further teaches the local I/O circuit further includes: complementary bit lines; a bit line (BL) transistor connected to one of the complementary bit lines; and a complement bit line (BLB) transistor connected to the other of the complementary bit lines; and the local I/O circuit is further configured to receive a column address of the memory array circuit that activates the bit line (BL) transistor and the complement bit line (BLB) transistor (see FIGS. 3-10 and accompanying disclosure).
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to SUNG IL CHO whose telephone number is (571)270-0137. The examiner can normally be reached M-Th, 7:30AM-5PM; Every other F, 7:30AM-4PM EST.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Alexander G Sofocleous can be reached on 571-272-0635. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/SUNG IL CHO/Primary Examiner, Art Unit 2825