Prosecution Insights
Last updated: July 17, 2026
Application No. 18/741,472

METHOD FOR WAFER DICING

Non-Final OA §103
Filed
Jun 12, 2024
Priority
Oct 26, 2023 — TW 112141125
Examiner
VALENZUELA, PATRICIA D
Art Unit
Tech Center
Assignee
Siliconware Precision Industries Co., Ltd.
OA Round
1 (Non-Final)
90%
Grant Probability
Favorable
1-2
OA Rounds
1m
Est. Remaining
92%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allowance Rate
647 granted / 717 resolved
+30.2% vs TC avg
Minimal +2% lift
Without
With
+2.1%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
63 currently pending
Career history
794
Total Applications
across all art units

Statute-Specific Performance

§101
0.3%
-39.7% vs TC avg
§103
86.7%
+46.7% vs TC avg
§102
4.8%
-35.2% vs TC avg
§112
1.8%
-38.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 717 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-10 is/are rejected under 35 U.S.C. 103 as being unpatentable over Klingbeil(USPGPUB DOCUMENT: 2017/0358537, hereinafter Klingbeil) in view of Kawashima (USPGPUB DOCUMENT: 2009/0294913, hereinafter Kawashima). Re claim 1 Klingbeil discloses a wafer(104) dicing method, comprising: using a laser beam[0049] to perform a first dicing(614) on a wafer(104) to form a dicing lane(street)[0030] on the wafer(104); and using the bevel knife(712) to perform a third dicing on a bottom surface of the dicing lane(street)[0030], wherein, during the third dicing, the wafer(104) cut width(722) of the second dicing is used to activate a compensation mechanism of the dicing machine (since the dicing machine recoups or retrogrades, this may be interpreted as compensation)[0013], so that the bevel knife(712) cuts to a predetermined wafer(104) cut width(722). Klingbeil does not disclose using a bevel knife(712) of a dicing machine to perform a second dicing in an inactive area of the wafer(104), wherein, before the second dicing, the bevel knife(712) is raised to a preset height to compensate for a thickness difference of the wafer(104) in the inactive area and the dicing lane(street)[0030]; obtaining a wafer(104) cut width(722) of the second dicing via a feedback of the dicing machine; Kawashima disclose using a bevel knife(20)[0006] of a dicing machine to perform a second dicing in an inactive area of the wafer(10), wherein, before the second dicing, the bevel knife is raised to a preset height[0121] to compensate for a thickness difference of the wafer in the inactive area and the dicing lane(Tr); obtaining a wafer cut width(Tb) of the second dicing via a feedback of the dicing machine(since the dicing has direction this may be interpreted as feedback); It would have been obvious to one of ordinary skill in the art before the effective filling date of the invention to apply the teachings of Kawashima to the teachings of Klingbeil in order to have the dicing position is improved and the occurrence of a chip or a crack in the semiconductor chip surface is prevented [0005, Kawashima]. Re claim 2 Klingbeil and Kawashima disclose the wafer(104) dicing method of claim 1, wherein the wafer(104) includes a wafer(104) body and a passivation layer formed on the wafer(104) body. Re claim 3 Klingbeil and Kawashima disclose the wafer(104) dicing method of claim 1, wherein a blade of the bevel knife(712) has a bevel angle of 63 Re claim 4 Klingbeil and Kawashima disclose the wafer(104) dicing method of claim 1, wherein the inactive area is located at an edge of the wafer(104). Re claim 5 Klingbeil and Kawashima disclose the wafer(104) dicing method of claim 1, wherein the preset height is equal to a thickness of the passivation layer of the wafer(104) plus a depth of the dicing lane(street)[0030]. Re claim 6 Klingbeil and Kawashima disclose the wafer(104) dicing method of claim 1, wherein a wafer(104) cut width(722) of the third dicing is equal to the wafer(104) cut width(722) of the second dicing. Re claim 7 Klingbeil and Kawashima disclose the wafer(104) dicing method of claim 1, wherein the first dicing(614), the second dicing and the third dicing do not cut off the wafer(104). Re claim 8 Klingbeil and Kawashima disclose the wafer(104) dicing method of claim 1, further comprising: using a right-angle knife of the dicing machine to perform a fourth dicing at a position of the third dicing to cut off the wafer(104). Re claim 9 Klingbeil and Kawashima disclose the wafer(104) dicing method of claim 8, wherein a plurality of electronic elements(30) are formed in the wafer(104), and the wafer(104) dicing method further comprises: performing the first dicing(614), the second dicing, the third dicing and the fourth dicing between the electronic elements(30) to separate the plurality of electronic elements(30) from the wafer(104). Re claim 10 Klingbeil and Kawashima disclose the wafer(104) dicing method of claim 9, wherein each of the electronic elements(30) includes an active element and/or a passive element. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to PATRICIA D VALENZUELA whose telephone number is (571)272-9242. The examiner can normally be reached Monday-Friday 10am-6pm EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, William Partridge can be reached at 571-270-1402. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /PATRICIA D VALENZUELA/Primary Examiner, Art Unit 2812
Read full office action

Prosecution Timeline

Jun 12, 2024
Application Filed
Jun 30, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12677712
SEMICONDUCTOR PACKAGE HAVING MULTIPLE REDISTRIBUTION LAYERS AND METHOD OF MAKING THE SAME
3y 0m to grant Granted Jul 07, 2026
Patent 12677656
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
2y 11m to grant Granted Jul 07, 2026
Patent 12672539
THIN FILM RESISTOR, THERMISTOR AND METHOD OF PRODUCING THE SAME
3y 0m to grant Granted Jun 30, 2026
Patent 12666951
SEMICONDUCTOR DEVICE
3y 1m to grant Granted Jun 23, 2026
Patent 12666952
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE
3y 1m to grant Granted Jun 23, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
90%
Grant Probability
92%
With Interview (+2.1%)
2y 2m (~1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 717 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month