Prosecution Insights
Last updated: October 01, 2026
Application No. 18/742,626

TRENCH BASED SEMICONDUCTOR DEVICES WITH INCREASED PLANARITY

Non-Final OA §102
Filed
Jun 13, 2024
Examiner
SUN, YU-HSI DAVID
Art Unit
2817
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Wolfspeed Inc.
OA Round
1 (Non-Final)
78%
Grant Probability
Favorable
1-2
OA Rounds
4m
Est. Remaining
86%
With Interview

Examiner Intelligence

Grants 78% — above average
78%
Career Allowance Rate
683 granted / 881 resolved
+9.5% vs TC avg
Moderate +8% lift
Without
With
+8.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
31 currently pending
Career history
897
Total Applications
across all art units

Statute-Specific Performance

§101
3.5%
-36.5% vs TC avg
§103
46.3%
+6.3% vs TC avg
§102
22.5%
-17.5% vs TC avg
§112
19.9%
-20.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 881 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions During a telephone conversation with David Hall on 9/16/2026 a provisional election was made without traverse to prosecute the invention of Species I. Affirmation of this election must be made by applicant in replying to this Office action. Claims 4-7, 9, 11-14, and 21-23 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention. Drawings Figures 2-3 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled “Replacement Sheet” in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1 and 3 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by applicant’s admitted prior art (US PG PUB 2025/0386569, hereinafter AAPA). Regarding claim 1, figures 2-3 of AAPA disclose a semiconductor device, comprising: a semiconductor layer having an active region (22) and a gate contact region (45) adjacent the active region; a plurality of alternating mesa stripes (42) and trenches (52) in the active region; a gate contact pad (11) on the semiconductor layer; and an under-gate mesa (43) in the gate contact region beneath the gate contact pad. Regarding claim 3, figures 2-3 of AAPA disclose the under-gate mesa (43) is electrically isolated from the plurality of alternating mesa stripes (42) in the active region. Allowable Subject Matter Claims 15-20 are allowed. Regarding claim 15, the closest prior art of record, AAPA, either singularly or in combination, does not disclose or suggest the combination of limitations including “a semiconductor device, comprising: a substrate; a semiconductor layer on the substrate, the semiconductor layer having an active region and an edge termination region surrounding the active region; a plurality of alternating mesa stripes and trenches in the active region; a gate contact pad on the semiconductor layer within a gate contact region; and a saw street at an outer periphery of the semiconductor layer, wherein a top surface of the saw street is at a same height above the substrate as top surfaces of the plurality of mesa stripes.” Claims 2, 8 and 10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to YU-HSI DAVID SUN whose telephone number is (571)270-5773. The examiner can normally be reached Mon-Fri 8am-4pm ET. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Marlon Fletcher can be reached at 571-272-2063. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /YU-HSI D SUN/ Primary Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

Jun 13, 2024
Application Filed
Sep 18, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12747993
LATERAL BIPOLAR JUNCTION TRANSISTOR DEVICE AND METHOD OF FORMING SAME
3y 0m to grant Granted Sep 29, 2026
Patent 12751164
DISPLAY DEVICE
2y 11m to grant Granted Sep 29, 2026
Patent 12740496
Semiconductor Package
2y 10m to grant Granted Sep 15, 2026
Patent 12727506
CHIP PACKAGE STRUCTURE AND METHOD FOR PRODUCING THE SAME
2y 1m to grant Granted Sep 01, 2026
Patent 12721186
Semiconductor Package or a Printed Circuit Board, Both Modified to One or More of Reduce, Inverse or Utilize Magnetic Coupling Caused by the Load Current of a Semiconductor Transistor
3y 1m to grant Granted Aug 25, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
78%
Grant Probability
86%
With Interview (+8.4%)
2y 8m (~4m remaining)
Median Time to Grant
Low
PTA Risk
Based on 881 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month