Prosecution Insights
Last updated: July 17, 2026
Application No. 18/750,737

Source/Drain Feature to Contact Interfaces

Non-Final OA §103
Filed
Jun 21, 2024
Priority
Oct 26, 2018 — provisional 62/751,038 +2 more
Examiner
MUNOZ, ANDRES F
Art Unit
Tech Center
Assignee
Taiwan Semiconductor Manufacturing Company, Ltd.
OA Round
1 (Non-Final)
76%
Grant Probability
Favorable
1-2
OA Rounds
1m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 76% — above average
76%
Career Allowance Rate
544 granted / 713 resolved
+16.3% vs TC avg
Strong +18% interview lift
Without
With
+18.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
40 currently pending
Career history
753
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
75.1%
+35.1% vs TC avg
§102
8.8%
-31.2% vs TC avg
§112
8.7%
-31.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 713 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The information disclosure statement (IDS) submitted on 6.21.2024 is being considered by the examiner. Claim Objections Claims 9 and 13 are objected to because of the following informalities: “nitride germanide cap” should read –nitridized germanide cap--. Appropriate correction is required. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 1-17 are rejected under 35 U.S.C. 103 as being unpatentable over Tung (US 20160104673 A1) in view of Kimura et al. (US 6025620 A). Regarding claim 1, Tung discloses a device (Fig. 14), comprising: a substrate (10) having a first device region (20, NMOS) and a second device region (18, PMOS); a first source/drain feature (44/52/68) disposed over the first device region; a second source/drain feature (38/50/68) disposed over the second device region; a silicide layer (70/71, “a silicide layer 70 and/or a germanide layer 71”) over the first source/drain feature; and a germanide layer (70/71) over the second source/drain feature (Fig. 14. Note: the precursor of silicide/germanide layers 70/71 includes Ti per [0032]). Tung fails to disclose a nitridized germanide cap over the germanide layer. Kimura discloses a nitridized silicide cap over a silicide layer (“As shown in FIG. 8d, a treatment of plasma nitriding is conducted, the second RTA is conducted for about 60 seconds under a nitrogen atmosphere and the temperature of 800.degree. C. or more to obtain silicide layers 28 and 29 having nitrogen in the upper layers thereof”. See also, Fig. 9. Note: Ti is a precursor of the silicides per “a refractory metal or a near-noble metal such as a Ti film 14a is formed by a sputtering method.” ). It would have been obvious to one of ordinary skill in the art, before the effective filing date, to include the plasma nitriding of silicides of Kimura to the germanide layer of Tung and arrive at “a nitridized germanide cap over the germanide layer” as claimed because Ti is employed commonly as a precursor of silicides and germanides in Kimura and Tong and so as to “ a good electrical connection without the PN junction between the source/drain region 7 of the p-type impurities region and the bit wire contact” per Kimura and/or “obtain a semiconductor device having a better electrical property than when conductive materials of different conductive types are electrically connected interposing a silicide layer of only TiSi.sub.2 without the barrier layer against impurities” per Kimura. Regarding claim 2, Tung/Kimura discloses the device of claim 1, wherein the first source/drain feature (44/52/68) comprises silicon and an n-type dopant ([0021], [0023]). Regarding claim 3, Tung/Kimura discloses the device of claim 1, wherein the second source/drain feature (38/50/68) comprises silicon germanium and a p-type dopant ([0019], [0023]). Regarding claim 4, Tung/Kimura discloses the device of claim 1, wherein the second source/drain feature (38/50/68) comprises: a first silicon germanium region (38/50, [0019], [0023]) having a first germanium concentration; and a second silicon germanium region (68, [0031]) over the first silicon germanium region and having a second germanium concentration, wherein the second germanium concentration is greater than the first germanium concentration ([0019], [0031] – “38 composed of silicon germanium”, “68 may at least consist of silicon and germanium” and “68 has a germanium concentration in excess of 50 atomic % or even in excess of 90 atomic %”). Regarding claim 5, Tung/Kimura discloses the device of claim 1, further comprising: a first oxide layer (60) disposed (indirectly over) on the first source/drain feature (44/52/68); and a second oxide layer (60) disposed (indirectly over) on the second source/drain feature (38/50/68), wherein the silicide layer (70/71) extends (partly) through the first oxide layer to interface the first source/drain feature, wherein the germanide layer (70/71) extends (partly) through the second oxide layer to interface the second source/drain feature (Fig. 14). Regarding claim 6, Tung/Kimura discloses the device of claim 5, wherein the first oxide layer (60) and the second oxide layer (60) comprise (hafnium) silicon oxide ([0028]). Regarding claim 7, Tung/Kimura discloses the device of claim 1, wherein the silicide layer and the germanide layer comprise Ti, Er, Y, Yb, Eu, Tb, Lu, Th, Sc, Hf, Zr, Tb, Ta, Ni, Co, Pt, W, or Ru ([0032] “cobalt (Co), titanium (Ti), nickel (Ni), or nickel platinum alloy (NiPt)”). Regarding claims 8-9, Tung/Kimura fails to disclose (claim 8) the device of claim 1, wherein the germanide layer comprises a thickness between about 2 nm and about 5 nm and (claim 9) the device of claim 1, wherein the nitride germanide cap comprises a thickness between about 1 nm and about 3 nm. It would have been obvious to one of ordinary skill in the art, before the effective filing date, to arrive at values within the claimed ranges in Tung/Kimura so as to minimize the size of the final device while maintaining the functions of the germanide and the nitride germanide cap layers and/or as a matter of routine experimentation (MPEP 2144.05). Regarding claim 10, Tung discloses a device structure (Fig. 14), comprising: a substrate (10) comprising an n-type device region (20) and a p-type device region (18); an n-type source/drain feature (44/52/68) disposed over the n-type device region; a p-type source/drain feature (38/50/68) disposed over the p-type device region; a first oxide layer (60) on (indirectly over) the n-type source/drain feature; a second oxide layer (60) on (indirectly over) the p-type source/drain feature; a silicide layer (70/71) extending (partly) through the first oxide layer to interface the n-type source/drain feature; a germanide layer (70/71) extending (partly) through the second oxide layer to interface the p-type source/drain feature (Fig. 14. Note: the precursor of silicide/germanide layers 70/71 includes Ti per [0032]). Tung fails to disclose a nitridized germanide cap over the germanide layer. Kimura discloses a nitridized silicide cap over a silicide layer (“As shown in FIG. 8d, a treatment of plasma nitriding is conducted, the second RTA is conducted for about 60 seconds under a nitrogen atmosphere and the temperature of 800.degree. C. or more to obtain silicide layers 28 and 29 having nitrogen in the upper layers thereof”. See also, Fig. 9. Note: Ti is a precursor of the silicides per “a refractory metal or a near-noble metal such as a Ti film 14a is formed by a sputtering method.” ). It would have been obvious to one of ordinary skill in the art, before the effective filing date, to include the plasma nitriding of silicides of Kimura to the germanide layer of Tung and arrive at “a nitridized germanide cap over the germanide layer” as claimed because Ti is employed commonly as a precursor of silicides and germanides in Kimura and Tong and so as to “ a good electrical connection without the PN junction between the source/drain region 7 of the p-type impurities region and the bit wire contact” per Kimura and/or “obtain a semiconductor device having a better electrical property than when conductive materials of different conductive types are electrically connected interposing a silicide layer of only TiSi.sub.2 without the barrier layer against impurities” per Kimura. Regarding claim 11, Tung/Kimura discloses the device of claim 10, wherein p-type source/drain feature (38/50/68) comprises: a first silicon germanium region (38/50, [0019], [0023]) having a first germanium concentration; and a second silicon germanium region (68, [0031]) over the first silicon germanium region and having a second germanium concentration, wherein the second germanium concentration is greater than the first germanium concentration ([0019], [0031] – “38 composed of silicon germanium”, “68 may at least consist of silicon and germanium” and “68 has a germanium concentration in excess of 50 atomic % or even in excess of 90 atomic %”). Regarding claim 12, Tung/Kimura discloses the device structure of claim 11, wherein the second germanium concentration is between about 10 % and about 100% ([0031] – “68 has a germanium concentration in excess of 50 atomic % or even in excess of 90 atomic %”). Regarding claim 13, Tung/Kimura fails to disclose the device structure of claim 10, wherein the nitride germanide cap comprises a nitrogen concentration between about 15 % and about 40%. It would have been obvious to one of ordinary skill in the art, before the effective filing date, to arrive at a value within the claimed range in Tung/Kimura so as to ensure the nitride germanide cap layer performs its intended functions without increasing contact resistance and/or as a matter of routine experimentation (MPEP 2144.05). Regarding claim 14, Tung/Kimura discloses the device of claim 10, wherein the first oxide layer (60) and the second oxide layer (60) comprise (hafnium) silicon oxide ([0028]). Regarding claim 15, Tung/Kimura discloses the device structure of claim 10, further comprising: a first source/drain contact (72) over and interfacing the silicide layer (70/71); and a second source/drain contact (72) over and interfacing the nitridized germanide cap (70/71 as modified by Kimura, Fig. 14). Regarding claim 16, Tung/Kimura discloses the device of claim 10, wherein the silicide layer and the germanide layer comprise Ti, Er, Y, Yb, Eu, Tb, Lu, Th, Sc, Hf, Zr, Tb, Ta, Ni, Co, Pt, W, or Ru ([0032] “cobalt (Co), titanium (Ti), nickel (Ni), or nickel platinum alloy (NiPt)”). Regarding claim 17, Tung discloses (Fig. 14) a device structure, comprising: a substrate (10) comprising a first device region (20) and a second device region (18); a first active region (14) disposed over the first device region; a second active region (12) disposed over the second active region; a first gate structure (62) wrapping over the first active region (a finfet is disclosed); a second gate structure (62) wrapping over the second active region (a finfet is disclosed); a first source/drain feature (44/52/68) adjacent the first gate structure and extending into the first active region; a second source/drain feature (38/50/68) adjacent the second gate structure and extending into the second active region; a first oxide layer (60) on (indirectly over) the first source/drain feature; a second oxide layer (60) on (indirectly over) the second source/drain feature; a silicide layer (70/71) extending (partially) through the first oxide layer to interface the first source/drain feature; a germanide layer (70/71) extending (partially) through the second oxide layer to interface the second source/drain feature (Fig. 14. Note: the precursor of silicide/germanide layers 70/71 includes Ti per [0032]). Tung fails to disclose a nitridized germanide cap over the germanide layer. Kimura discloses a nitridized silicide cap over a silicide layer (“As shown in FIG. 8d, a treatment of plasma nitriding is conducted, the second RTA is conducted for about 60 seconds under a nitrogen atmosphere and the temperature of 800.degree. C. or more to obtain silicide layers 28 and 29 having nitrogen in the upper layers thereof”. See also, Fig. 9. Note: Ti is a precursor of the silicides per “a refractory metal or a near-noble metal such as a Ti film 14a is formed by a sputtering method.” ). It would have been obvious to one of ordinary skill in the art, before the effective filing date, to include the plasma nitriding of silicides of Kimura to the germanide layer of Tung and arrive at “a nitridized germanide cap over the germanide layer” as claimed because Ti is employed commonly as a precursor of silicides and germanides in Kimura and Tong and so as to “ a good electrical connection without the PN junction between the source/drain region 7 of the p-type impurities region and the bit wire contact” per Kimura and/or “obtain a semiconductor device having a better electrical property than when conductive materials of different conductive types are electrically connected interposing a silicide layer of only TiSi.sub.2 without the barrier layer against impurities” per Kimura. Allowable Subject Matter Claims 18-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: the prior art of record fails to disclose or suggest (claim 18) an interfacial layer over the second active region; a gate dielectric layer over the interfacial layer; a capping layer over the gate dielectric layer; a p-type work function layer over the capping layer; a fill layer over the p-type work function layer; and a gate cap over the gate dielectric layer, the capping layer, the p-type work function layer, and the fill layer; claims 19-20 depend from claim 18. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. US 10504794 B1 to Lee et al. discloses silicide/germanide layers (155) over source/drain regions (121/122, Fig. 8) Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANDRES MUNOZ whose telephone number is (571)270-3346. The examiner can normally be reached 8AM-5PM Central Time. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Eva Montalvo can be reached at (571)270-3829. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Andres Munoz/Primary Examiner, Art Unit 2818
Read full office action

Prosecution Timeline

Jun 21, 2024
Application Filed
Jun 23, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12684819
AIR LINER FOR THROUGH SUBSTRATE VIA
3y 1m to grant Granted Jul 14, 2026
Patent 12677693
SEMICONDUCTOR DEVICE AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICEs
1y 4m to grant Granted Jul 07, 2026
Patent 12666591
METHOD FOR PREPARING SEMICONDUCTOR STRUCTURE, SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR MEMORY
3y 5m to grant Granted Jun 23, 2026
Patent 12660633
APPARATUS INCLUDING AN ISOLATION ASSEMBLY
2y 10m to grant Granted Jun 16, 2026
Patent 12652805
SEMICONDUCTOR DEVICE INCLUDING BARRIER DIELECTRIC LAYER INCLUDING FERROELECTRIC MATERIAL
3y 4m to grant Granted Jun 09, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
76%
Grant Probability
95%
With Interview (+18.4%)
2y 2m (~1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 713 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month