Prosecution Insights
Last updated: October 02, 2026
Application No. 18/780,208

ELECTRONIC DEVICE PACKAGE AND METHOD FOR MANUFACTURING THE SAME

Non-Final OA §DP
Filed
Jul 22, 2024
Priority
Dec 03, 2019 — continuation of 11/257,763 +1 more
Examiner
PARKER, JOHN M
Art Unit
Tech Center
Assignee
Advanced Semiconductor Engineering Inc.
OA Round
1 (Non-Final)
92%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
93%
With Interview

Examiner Intelligence

Grants 92% — above average
92%
Career Allowance Rate
791 granted / 859 resolved
+32.1% vs TC avg
Minimal +1% lift
Without
With
+0.9%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
21 currently pending
Career history
874
Total Applications
across all art units

Statute-Specific Performance

§101
0.7%
-39.3% vs TC avg
§103
45.3%
+5.3% vs TC avg
§102
31.9%
-8.1% vs TC avg
§112
13.7%
-26.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 859 resolved cases

Office Action

§DP
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13. The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer. Claims 1-20 rejected on the ground of nonstatutory double patenting as being unpatentable over claims 16-19 of U.S. Patent No. 11,257,763. Although the claims at issue are not identical, they are not patentably distinct from each other because both applications claim the “same invention”. Specifically, at least claim 1 of this application is a generic claim of a patented species claim 16 of U.S. Patent No. 11,257,763. A species (narrow) claim is said to anticipate a generic (broad) claim thus double patenting exists. Regarding claim 1, claim 16 of 11,257,763 anticipates all limitations of this claim. Regarding claim 6, claim 16 of 11,257,763 anticipates all limitations of this claim. Regarding claim 7, claim 18 of 11,257,763 anticipates all limitations of this claim. Regarding claim 8, claim 19 of 11,257,763 anticipates all limitations of this claim. Regarding claim 9, claim 13 of 11,257,763 anticipates all limitations of this claim. With respect to the a first surface exposed from the an encapsulant and configured to receive an external signal, the surface being exposed and coupled to an optical fiber would anticipate the surface being configured to receive an external signal. Regarding claim 17, claim 18 of 11,257,763 anticipates all limitations of this claim. With respect to the second side of the first die being configured to receive an external signal, claim 18 teaches the die to be a photonic IC which would make it configured to receive a signal from the exposed surface. Regarding claim 18, claim 18 of 11,257,763 anticipates all limitations of the claim. Regarding claim 19, claim 18 of 11,257,763 anticipates all limitations of the claim. Claims 2-5, 10-16 and 20 are rejected based solely upon their dependency. Allowable Subject Matter Claims 1-20 are rejected under double patenting above but are believed to be allowable if the rejection is overcome. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOHN M PARKER whose telephone number is (571)272-8794. The examiner can normally be reached M-F 7:30am - 3:30pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Zandra Smith can be reached at 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JOHN M PARKER/Primary Examiner, Art Unit 2899
Read full office action

Prosecution Timeline

Jul 22, 2024
Application Filed
Aug 11, 2026
Non-Final Rejection mailed — §DP (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12740492
POWER MODULE
3y 5m to grant Granted Sep 15, 2026
Patent 12740384
METAL INTERCONNECT STRUCTURE AND METHOD FOR FABRICATING THE SAME
2y 11m to grant Granted Sep 15, 2026
Patent 12733472
DUAL DAMASCENE FULLY-ALIGNED VIA INTERCONNECTS WITH DUAL ETCH LAYERS
4y 10m to grant Granted Sep 08, 2026
Patent 12733558
CONFIGURABLE LEADED PACKAGE
4y 8m to grant Granted Sep 08, 2026
Patent 12733514
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
3y 9m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
92%
Grant Probability
93%
With Interview (+0.9%)
2y 2m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 859 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month