Prosecution Insights
Last updated: August 16, 2026
Application No. 18/790,871

ELECTRONIC PACKAGE AND MANUFACTURING METHOD THEREOF

Non-Final OA §102
Filed
Jul 31, 2024
Priority
Mar 18, 2024 — TW 113109977
Examiner
MILLER, JAMI VALENTINE
Art Unit
Tech Center
Assignee
Siliconware Precision Industries Co., Ltd.
OA Round
1 (Non-Final)
95%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 95% — above average
95%
Career Allowance Rate
1036 granted / 1092 resolved
+34.9% vs TC avg
Minimal +4% lift
Without
With
+3.9%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 11m
Avg Prosecution
24 currently pending
Career history
1106
Total Applications
across all art units

Statute-Specific Performance

§101
0.5%
-39.5% vs TC avg
§103
31.0%
-9.0% vs TC avg
§102
41.7%
+1.7% vs TC avg
§112
25.2%
-14.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1092 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Status of Claims Claims 1-36 are pending in this application. Foreign Priority Receipt is acknowledged of certified copies of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file. Information Disclosure Statement An information disclosure statement has not been received. If the applicant is aware of any prior art or any other co-pending applications not already of record, he/she is reminded of his/her duty under 37 CFR 1.56 to disclose the same. Drawings There are no objections or rejections to the drawings. Specification The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of pre-AIA 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1, 3-4, 7, 15, 17, 19, 21-22, 25, 33 and 35 are rejected under pre-AIA 35 U.S.C. 102(a)(1) as being anticipated by Nagarajan et al. (US Patent Application Publication No 2021/0385560) hereinafter referred to as Nagarajan. Per Claim 1 Nagarajan discloses a electronic package device, comprising a carrier structure (3060) defined with a first side and a second side opposite to the first side (as in figure 5); an electronic element (3050) provided on the first side of the carrier structure and electrically connected to the carrier structure; The examiner notes that the term "on" includes "directly on" (no intermediate materials, elements or space disposed therebetween) and "indirectly on" (intermediate materials, elements or space disposed therebetween). The examiner notes that the term "connected" includes "directly connected" (no intermediate materials, elements or space disposed therebetween) and "indirectly connected" (intermediate materials, elements or space disposed therebetween). The examiner notes that the term "electrically connected" includes both ohmic (metallic) connection as well as capacitive (insulating) connection. an interposer plate (3040) provided on the first side of the carrier structure and electrically connected to the carrier structure, and covering the electronic element; and a thermal conductive block (3020) provided on the electronic element. Per Claim 3 Nagarajan discloses the device of claim 1, including where the interposer plate (3040) is formed with an opening to at least partially expose the electronic element and accommodate the thermal conductive block. (as shown in figure 5) Per Claim 4 Nagarajan discloses the device of claim 1, including where the interposer plate (3040) has a first surface and a second surface opposite to the first surface, (as shown in figure 5) and a plurality of first conductive members and a plurality of second conductive members are respectively formed on the first surface and the second surface, thereby the interposer plate is connected to the carrier structure via the plurality of second conductive members. (described in [0060]) Per Claim 7 Nagarajan discloses the device of claim 1, including an encapsulation body (8100) covering the electronic element, the interposer plate and the thermal conductive block. (see figure 5) Per Claim 15 Nagarajan discloses the device of claim 1, including a package module (3000) provided on the interposer plate (3040) Per Claim 17 Nagarajan discloses the device of claim 1, including where the thermal conductive block protrudes outside a vertical projection range of the electronic element. (as shown in figure 5) Per Claim 19 Nagarajan discloses a method for manufacturing an electronic package device (as in figure 5) comprising providing an electronic element (3050) on a carrier structure (3060), wherein the carrier structure is defined with a first side and a second side opposite to the first side, and the electronic element is disposed on the first side of the carrier structure and is electrically connected to the carrier structure; providing and electrically connecting an interposer plate (3040) to the first side of the carrier structure, in a manner that the interposer plate covers the electronic element; and providing a thermal conductive block (3020) on the electronic element. Per Claim 21 Nagarajan discloses the device of claim 19, including where the interposer plate (3040) is formed with an opening to at least partially expose the electronic element and accommodate the thermal conductive block. (as shown in figure 5) Per Claim 22 Nagarajan discloses the device of claim 19, including where the interposer plate (3040) has a first surface and a second surface opposite to the first surface (as shown in figure 5), and a plurality of first conductive members and a plurality of second conductive members are respectively formed on the first surface and the second surface, thereby the interposer plate is connected to the carrier structure via the plurality of second conductive members. (described in [0060]) Per Claim 25 Nagarajan discloses the device of claim 19, including forming an encapsulation body (8100) covering the electronic element, the interposer plate and the thermal conductive block. (see figure 5) Per Claim 33 Nagarajan discloses the device of claim 25, including providing a package module (3000) provided on the interposer plate (3040) Per Claim 35 Nagarajan discloses the device of claim 19, including where the thermal conductive block protrudes outside a vertical projection range of the electronic element. (as shown in figure 5) Allowable Subject Matter Claims 2, 5-6, 8-14, 16, 18, 20, 23-24, 26-32, 34 and 36 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Cited Prior Art The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicants are directed to consider additional pertinent prior art included on the Notice of References Cited (PTOL 892) attached herewith. US 202103845975 and US 20210384989 teach the same features as the applied Nagarajan reference. The Examiner has pointed out particular references contained in the prior art of record within the body of this action for the convenience of the Applicant. Although the specified citations are representative of the teachings in the art and are applied to the specific limitations within the individual claim, other passages and figures may apply. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to JAMI VALENTINE MILLER whose telephone number is (571)272-9786. The examiner can normally be reached on Monday-Thursday 7am-5pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Eva Montalvo can be reached on (571) 270-3829. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Jami Valentine Miller/Primary Examiner, Art Unit 2818
Read full office action

Prosecution Timeline

Jul 31, 2024
Application Filed
Jul 28, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12707899
MAGNETO RESISTIVE ELEMENT AND MAGNETIC MEMORY
4y 1m to grant Granted Aug 11, 2026
Patent 12707970
SEMICONDUCTOR DEVICE
2y 9m to grant Granted Aug 11, 2026
Patent 12701925
MAGNETIC MEMORY DEVICES HAVING A LOW SWITCHING VOLTAGE
3y 7m to grant Granted Aug 04, 2026
Patent 12701787
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
2y 9m to grant Granted Aug 04, 2026
Patent 12692576
ALUMINUM BONDING WIRE FOR POWER SEMICONDUCTOR
3y 0m to grant Granted Jul 28, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
95%
Grant Probability
99%
With Interview (+3.9%)
1y 11m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1092 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month