Prosecution Insights
Last updated: August 16, 2026
Application No. 18/836,043

SUBSTRATE FOR HIGH-FREQUENCY DEVICE, AND METHOD FOR PRODUCING SAME

Non-Final OA §102
Filed
Aug 06, 2024
Priority
Feb 24, 2022 — JP 2022-026305 +1 more
Examiner
ISAAC, STANETTA D
Art Unit
Tech Center
Assignee
Shin-Etsu Chemical Co., Ltd.
OA Round
1 (Non-Final)
86%
Grant Probability
Favorable
1-2
OA Rounds
5m
Est. Remaining
49%
With Interview

Examiner Intelligence

Grants 86% — above average
86%
Career Allowance Rate
829 granted / 968 resolved
+25.6% vs TC avg
Minimal -37% lift
Without
With
+-36.9%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
42 currently pending
Career history
1025
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
51.7%
+11.7% vs TC avg
§102
43.4%
+3.4% vs TC avg
§112
4.4%
-35.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 968 resolved cases

Office Action

§102
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . This office action is in response to the application filed on 08/06/24. Claims 1-6 are pending. Priority Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55. Information Disclosure Statement The information disclosure statements (IDS) were submitted on 9/26/24 and 6/18/26. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Specification The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant’s cooperation is requested in correcting any errors of which applicant may become aware in the specification. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 7-14 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Kimura (US PGPub 2019/0681621, hereinafter referred to as “Kimura”). Kimura discloses the semiconductor device and method as claimed. See figures 1-15 and corresponding text, where Kimura teaches, in claim 7, a substrate for a high-frequency device comprising: (figure 1; [0032-0039]) a support substrate (2) having unevenness on a surface thereof; a diamond layer (3) on the surface of the support substrate; and a silicon oxide film layer (5) on the diamond layer. Kimura teaches, in claim 8, wherein the surface of the support substrate has a surface roughness (Sa) measured by AFM of 1 nm or more (figures 9-12; [0060-0078]). Kimura teaches, in claim 9, wherein the support substrate having unevenness on the surface has a resistivity of 500 Ω.Math.cm or more (figures 9-12; [0060-0078]). Kimura teaches, in claim 10, wherein the support substrate having unevenness on the surface has a resistivity of 500 Ω.Math.cm or more (figures 9-12; [0060-0078]). Kimura teaches, in claim 11, a method for producing a substrate for a high-frequency device, the method comprising the steps of: (figure 1; [0032-0039]) providing a support substrate (2); forming unevenness on a surface of the support substrate; forming a diamond layer (3) on the surface of the support substrate; and forming a silicon oxide film layer (5) on the diamond layer. Kimura teaches, in claim 12, wherein the step of forming unevenness on the surface of the support substrate is the step of forming roughness so as to make a surface roughness (Sa) of the support substrate measured by AFM of 1 nm or more (figures 9-12; [0060-0078]). Kimura teaches, in claim 13, wherein the support substrate has a resistivity of 500 Ω.Math.cm or more (figures 9-12; [0060-0078]). Kimura teaches, in claim 14, wherein the support substrate has a resistivity of 500 Ω.Math.cm or more (figures 9-12; [0060-0078]). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to STANETTA D ISAAC whose telephone number is (571)272-1671. The examiner can normally be reached M-F 10-6. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Leonard Chang can be reached at 571-270-3691. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /STANETTA D ISAAC/Examiner, Art Unit 2898 July 25, 2026
Read full office action

Prosecution Timeline

Aug 06, 2024
Application Filed
Jul 29, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12696738
TRANSISTOR DEVICE WITH SINKER CONTACTS AND METHODS FOR MANUFACTURING THE SAME
5y 2m to grant Granted Jul 28, 2026
Patent 12696447
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
2y 7m to grant Granted Jul 28, 2026
Patent 12690469
PACKAGED SEMICONDUCTOR DEVICE, LEADFRAME AND METHOD FOR IMPROVED BONDING
3y 11m to grant Granted Jul 21, 2026
Patent 12677449
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
4y 1m to grant Granted Jul 07, 2026
Patent 12672498
METHOD OF MANUFACTURING SEMICONDUCTOR STRUCTURE
4y 11m to grant Granted Jun 30, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
86%
Grant Probability
49%
With Interview (-36.9%)
2y 5m (~5m remaining)
Median Time to Grant
Low
PTA Risk
Based on 968 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month