Prosecution Insights
Last updated: October 23, 2026
Application No. 18/889,659

CAPACITOR STRUCTURE

Non-Final OA §102
Filed
Sep 19, 2024
Priority
Apr 28, 2021 — divisional of 11/651,896 +1 more
Examiner
MIYOSHI, JESSE Y
Art Unit
2898
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
NANYA TECHNOLOGY Corporation
OA Round
1 (Non-Final)
57%
Grant Probability
Moderate
1-2
OA Rounds
1y 6m
Est. Remaining
76%
With Interview

Examiner Intelligence

Grants 57% of resolved cases
57%
Career Allowance Rate
278 granted / 487 resolved
-10.9% vs TC avg
Strong +19% interview lift
Without
With
+18.6%
Interview Lift
resolved cases with interview
Typical timeline
3y 7m
Avg Prosecution
30 currently pending
Career history
551
Total Applications
across all art units

Statute-Specific Performance

§101
0.5%
-39.5% vs TC avg
§103
49.7%
+9.7% vs TC avg
§102
22.7%
-17.3% vs TC avg
§112
24.7%
-15.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 487 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-18 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Lee et al. (US PGPub 2020/0219891; hereinafter “Lee”). Re claim 1: Lee teaches (e.g. figs. 12 and 8) a capacitor structure, comprising: a contact layer (first planar portion 1381 of first electrode 138; e.g. paragraph 21) having first (portion of 1381 under 1281; hereinafter “1P”), second (portion of 1381 between 1281 and 1282; hereinafter “2P”), third (portion of 1381 under 1282; hereinafter “3P”), fourth (portion of 1381 between 1282 and 1283; hereinafter “4P”) and fifth (portion of 1381 under 1283; hereinafter “5P”) portions arranged from periphery to center; an insulating layer (insulating layer 116; e.g. paragraph 12) disposed over the contact layer (1381) and having an opening (opening in 116; hereinafter “O”) exposing the contact layer (1381); a bottom conductive plate (vertical metal layers 1281, 1282, 1283; e.g. paragraph 15; hereinafter “BCP”) disposed in the opening (O), wherein the bottom conductive plate (BCP) comprises first (1281), second (1282) and third (1283) portions extending along a depth direction of the opening (O), the first (1281), second (1282) and third (1283) portions of the bottom conductive plate (BCP) separate from each other and are in contact with the first (1P), third (3P) and fifth (5P) portions of the contact layer (1381), respectively, the first portion (1281) of the bottom conductive plate (BCP) surrounds (see fig. 8) the second portion (1282) of the bottom conductive plate (BCP), and the second portion (1282) of the bottom conductive plate (BCP) surrounds the third portion (1283) of the bottom conductive plate (BCP); a dielectric layer (dielectric layer 132; e.g. paragraph 18) conformally disposed on the bottom conductive plate (BCP) and in contact with the second (2P) and fourth (4P) portions of the contact layer (1381); and a top conductive plate (second electrode 140; e.g. paragraph 19) on the dielectric layer (132). Re claim 2: Lee teaches the capacitor structure of claim 1, wherein the dielectric layer (132) is in contact with upper surfaces and side surfaces of the first (1281), second (1282) and third (1283) portions of the bottom conductive plate (BCP). Re claim 3: Lee teaches the capacitor structure of claim 1, wherein the top conductive plate (140) comprises first (portion of 1402 between 1281 and 1282; hereinafter “1PE”) and second (portion of 1402 between 1282 and 1283; hereinafter “2PE”) portions extending along the depth direction of the opening (O) and toward the second (2P) and fourth (4P) portions of the contact layer (1381), respectively. Re claim 4: Lee teaches the capacitor structure of claim 1, wherein the third portion (1283) of the bottom conductive plate (BCP) has a height (there exists a height within 1283 that is greater than another height which exists within 1282) greater than a height of the second portion (1282) of the bottom conductive plate (BCP). Re claim 5: Lee teaches the capacitor structure of claim 1, wherein the second portion (1282) of the bottom conductive plate (BCP) has a height (there exists a height within 1282 that is greater than another height which exists within 1281) greater than a height of the first portion (1281) of the bottom conductive plate (BCP). Re claim 6: Lee teaches the capacitor structure of claim 1, wherein the third portion (1283) of the bottom conductive plate (BCP) has a height substantially equal to a height of the top conductive plate (140). Re claim 7: Lee teaches the capacitor structure of claim 1, further comprising: a conductive layer (152) over the top conductive plate (140), wherein the dielectric layer (132) on the third portion (1283) of the bottom conductive plate (BCP) is embedded in the conductive layer (140). Re claim 8: Lee teaches the capacitor structure of claim 7, wherein the conductive layer (152) comprises a semiconductor layer (polysilicon contacts are known for use in interconnect structures) and a metal-containing layer (silicides on polysilicon interconnect lines are known) on the semiconductor layer, and the dielectric layer (132) on the third portion (1283) of the bottom conductive plate (BCP) is embedded in the semiconductor layer. Re claim 9: Lee teaches the capacitor structure of claim 1, wherein the dielectric layer (132) is wave-shaped in cross-section. Re claim 10: Lee teaches (e.g. figs. 12 and 8) a capacitor structure (capacitor unit 142; e.g. paragraph 24), comprising: a contact layer (first planar portion 1381 of first electrode 138; e.g. paragraph 21) having first(portion of 1381 under 1281; hereinafter “1P”), second (portion of 1381 between 1281 and 1282; hereinafter “2P”), third (portion of 1381 under 1282; hereinafter “3P”), fourth (portion of 1381 between 1282 and 1283; hereinafter “4P”) and fifth (portion of 1381 under 1283; hereinafter “5P”) portions arranged from periphery to center; an insulating layer (insulating layer 116; e.g. paragraph 12) disposed over the contact layer (1381) and having an opening (opening in 116; hereinafter “O”) exposing the contact layer (1381); a bottom conductive plate (vertical metal layers 1281, 1282, 1283; e.g. paragraph 15; hereinafter “BCP”) disposed in the opening (O), wherein the bottom conductive plate (BCP) comprises first(1281), second (1282) and third (1283) portions extending along a depth direction of the opening (O), the first(1281), second (1282) and third (1283) portions of the bottom conductive plate (BCP) separate from each other and are in contact with the first(1P), third (3P) and fifth (5P) portions of the contact layer (1381), respectively, and a surface of the first portion (1281) of the bottom conductive plate (BCP) in a top view is circular or elliptical (fig. 8); a dielectric layer (dielectric layer 132; e.g. paragraph 18) conformally disposed on the bottom conductive plate (BCP) and in contact with the second (2P) and fourth (4P) portions of the contact layer (1381); and a top conductive plate (second electrode 140; e.g. paragraph 19) on the dielectric layer (132). Re claim 11: Lee teaches the capacitor structure of claim 10, wherein the dielectric layer (132) is in contact with upper surfaces and side surfaces of the first (1281), second (1282) and third (1283) portions of the bottom conductive plate (BCP). Re claim 12: Lee teaches the capacitor structure of claim 10, wherein the top conductive plate (140) comprises first (portion of 1402 between 1281 and 1282; hereinafter “1PE”) and second (portion of 1402 between 1282 and 1283; hereinafter “2PE”) portions extending along the depth direction of the opening (O) and toward the second (2P) and fourth (4P) portions of the contact layer (1381), respectively. Re claim 13: Lee teaches the capacitor structure of claim 10, wherein the third portion (1283) of the bottom conductive plate (BCP) has a height (there exists a height within 1283 that is greater than another height which exists within 1282) greater than a height of the second portion (1282) of the bottom conductive plate (BCP). Re claim 14: Lee teaches the capacitor structure of claim 10, wherein the second portion (1282) of the bottom conductive plate (BCP) has a height (there exists a height within 1282 that is greater than another height which exists within 1281) greater than a height of the first portion (1281) of the bottom conductive plate (BCP). Re claim 15: Lee teaches the capacitor structure of claim 10, wherein the third portion (1283) of the bottom conductive plate (BCP) has a height substantially equal to a height of the top conductive plate (140). Re claim 16: Lee teaches the capacitor structure of claim 10, further comprising: a conductive layer (152) over the top conductive plate (140), wherein the dielectric layer (132) on the third portion (1283) of the bottom conductive plate (BCP) is embedded in the conductive layer (140). Re claim 17: Lee teaches the capacitor structure of claim 16, wherein the conductive layer (152) comprises a semiconductor layer (polysilicon contacts are known for use in interconnect structures) and a metal-containing layer (silicides on polysilicon interconnect lines are known) on the semiconductor layer, and the dielectric layer (132) on the third portion (1283) of the bottom conductive plate (BCP) is embedded in the semiconductor layer. Re claim 18: Lee teaches the capacitor structure of claim 10, wherein the dielectric layer (132) is wave-shaped in cross-section. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to JESSE Y MIYOSHI whose telephone number is (571)270-1629. The examiner can normally be reached M-F, 8:30AM-5:00PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jessica Manno can be reached at 571-272-2339. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JESSE Y MIYOSHI/ Primary Examiner, Art Unit 2898
Read full office action

Prosecution Timeline

Sep 19, 2024
Application Filed
Oct 15, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12765404
Semiconductor Device and Method of Forming Conductive Vias to Have Enhanced Contact to Shielding Layer
3y 5m to grant Granted Oct 13, 2026
Patent 12757749
PACKAGING STRUCTURE HAVING ORGANIC INTERPOSER LAYER AND METHOD FOR MANUFACTURING SAME
3y 1m to grant Granted Oct 06, 2026
Patent 12741863
MICROELECTROMECHANICAL SYSTEMS PACKAGE WITH A LATERAL VENT HOLE CONNECTED TO A CAVITY AND METHOD FOR MANUFACTURING THE SAME
4y 0m to grant Granted Sep 22, 2026
Patent 12733247
SEMICONDUCTOR DEVICE INCLUDING A FWD REGION FORMED ON A SUBSTRATE AND IGBT REGION FORMED ON THE SUBSTRATE
5y 5m to grant Granted Sep 08, 2026
Patent 12733188
METHOD AND STRUCTURE FOR DIODES WITH BACKSIDE CONTACTS
3y 1m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
57%
Grant Probability
76%
With Interview (+18.6%)
3y 7m (~1y 6m remaining)
Median Time to Grant
Low
PTA Risk
Based on 487 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month