Prosecution Insights
Last updated: October 24, 2026
Application No. 18/914,410

DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME

Non-Final OA §102§112
Filed
Oct 14, 2024
Priority
Dec 24, 2020 — RE 10-2020-0183188 +1 more
Examiner
BRADFORD, PETER
Art Unit
Tech Center
Assignee
Samsung Display Co., Ltd.
OA Round
1 (Non-Final)
81%
Grant Probability
Favorable
1-2
OA Rounds
6m
Est. Remaining
85%
With Interview

Examiner Intelligence

Grants 81% — above average
81%
Career Allowance Rate
622 granted / 769 resolved
+20.9% vs TC avg
Minimal +4% lift
Without
With
+4.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
37 currently pending
Career history
804
Total Applications
across all art units

Statute-Specific Performance

§101
0.6%
-39.4% vs TC avg
§103
45.8%
+5.8% vs TC avg
§102
21.9%
-18.1% vs TC avg
§112
31.2%
-8.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 769 resolved cases

Office Action

§102 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Specification The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 2-4 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 2 recites that “the first insulating layer and the second insulating layer expose the buffer layer in an area not overlapping all of the semiconductor layer, the first conductive patterns and the second conductive pattern.” “All of here can mean two separate things: that the area does not overlap all of these layers (does not overlap at least one), or that it does not overlap any of these layers. As set forth in In re Miyazaki, “if a claim is amenable to two or more plausible claim constructions, the USPTO is justified in requiring the applicant to more precisely define the metes and bounds of the claimed invention by holding the claim unpatentable under 35 U.S.C. §112, second paragraph, as indefinite.” 89 USPQ2d 1207, 1211 (Bd. Pat. App. & Int. 2008). Claim 3 recites that an area in which the second insulating layer is not disposed is filled with the planarization layer in the area in which the first conductive patterns do not overlap the second conductive pattern. This appears to recite two different areas that the area in which the planarization layer is filled, which is confusing. Claim 4 is rejected based on its dependency. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1-3 are rejected under 35 U.S.C. 102(a)(1) and 102(a)(2) as being anticipated by Park, US 2019/0267440 A1. Claim 1: Park discloses a substrate (110); a semiconductor layer (A1) which is disposed on the substrate; a first insulating layer 112) which is disposed on the semiconductor layer; first conductive patterns (G1) which are disposed on the first insulating layer; a second insulating layer (113) which is disposed on the first conductive patterns; and a second conductive pattern (C2) which is disposed on the second insulating layer, wherein the second insulating layer is disposed in an area overlapping at least any one of the semiconductor layer and the second conductive pattern (both, FIG. 12) and is not disposed in an area in which the first conductive patterns and the second conductive pattern do not overlap. PNG media_image1.png 586 782 media_image1.png Greyscale Claim 2: Park discloses a buffer layer (111) which is disposed between the substrate and the semiconductor layer, wherein the first insulating layer and the second insulating layer expose the buffer layer in an area not overlapping all of the semiconductor layer, the first conductive patterns and the second conductive pattern (FIG. 13). PNG media_image2.png 480 708 media_image2.png Greyscale Claim 3: Park discloses a planarization layer (161) which is disposed on the second conductive pattern, wherein an area in which the second insulating layer (113) is not disposed is filled with the planarization layer in the area in which the first conductive patterns do not overlap the second conductive pattern. PNG media_image3.png 480 708 media_image3.png Greyscale Claim 4 would potentially distinguish over the prior art if the 112 rejection above is addressed. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure and is listed in the attached Notice of References Cited. Any inquiry concerning this communication or earlier communications from the examiner should be directed to PETER BRADFORD whose telephone number is (571)270-1596. The examiner can normally be reached 10:30-6:30. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jacob Choi can be reached at 469.295.9060. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /PETER BRADFORD/Primary Examiner, Art Unit 2897
Read full office action

Prosecution Timeline

Oct 14, 2024
Application Filed
Oct 05, 2026
Non-Final Rejection mailed — §102, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12765213
LIGHT EMITTING DISPLAY APPARATUS INCLUDING SUBPIXEL WITH TWO LIGHT EMISSION PORTIONS
2y 10m to grant Granted Oct 13, 2026
Patent 12757645
METHOD FOR MANUFACTURING A SILICON CARBIDE SEMICONDUCTOR COMPONENT
2y 9m to grant Granted Oct 06, 2026
Patent 12751138
OLED WITH A FLATTENING LAYER BETWEEN TWO BARRIER LAYERS
2y 4m to grant Granted Sep 29, 2026
Patent 12745400
MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
3y 1m to grant Granted Sep 22, 2026
Patent 12740244
DISPLAY DEVICE
3y 11m to grant Granted Sep 15, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
81%
Grant Probability
85%
With Interview (+4.4%)
2y 6m (~6m remaining)
Median Time to Grant
Low
PTA Risk
Based on 769 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month