Prosecution Insights
Last updated: October 26, 2026

John Lin, USPTO Patent Examiner

Listed by the USPTO as LIN, JOHN

Tech Center 2800 • Art Units: 2815

This examiner grants 60% of resolved cases

Analysis

LIN, JOHN works in USPTO tech center 2800 and art unit 2815. Across 428 resolved cases, the allowance rate is 60.0%, the interview lift is 8.5%, and the median time to allowance is 1370 days. The profile indicates a lower observed allowance outcome and a long prosecution interval, making claim strategy and docket management important from the outset.

Taiwan Semiconductor Manufacturing Company, Ltd., Intel Corporation, and NANYA TECHNOLOGY Corporation are the leading companies. Eschweiler & Potashnik, LLC (TSMC), IntelliFluence Patent Firm, and Cooper Legal Group LLC are the listed firms. The semiconductor concentration supports detailed analysis of process steps, device structures, and the precise basis for distinguishing cited art.

Written from this page's own data; every figure is computed from USPTO records and verified before publication.

Performance Statistics

60.0%
Allow Rate
-8.0% vs TC avg
453
Total Applications
+8.5%
Interview Lift
1370
Avg Prosecution Days
Based on 428 resolved cases, 2023–2026

Rejection Statute Breakdown

0.2%
§101 Eligibility
21.5%
§102 Novelty
56.4%
§103 Obviousness
19.4%
§112 Clarity

Currently Pending Office Actions

App #TitleStatusAssignee
18198980 SEMICONDUCTOR DEVICE Final Rejection SAMSUNG ELECTRONICS CO., LTD.
18088362 IMAGE SENSOR Non-Final OA Samsung Electronics Co., Ltd.
18251630 IMAGING ELEMENT, IMAGING DEVICE, AND METHOD OF MANUFACTURING IMAGING ELEMENT Non-Final OA SONY SEMICONDUCTOR SOLUTIONS CORPORATION
18128964 EMBEDDED MULTI-DIE INTERCONNECT BRIDGE WITH IMPROVED POWER DELIVERY Non-Final OA Altera Corporation
17716928 EMBEDDED MULTI-DIE INTERCONNECT BRIDGE WITH IMPROVED POWER DELIVERY Final Rejection Altera Corporation
17581751 EMBEDDED MULTI-DIE INTERCONNECT BRIDGE WITH IMPROVED POWER DELIVERY Final Rejection Altera Corporation
18106072 DISPLAY DEVICE Non-Final OA Semiconductor Energy Laboratory Co., Ltd.
17561218 SEMICONDUCTOR MEMORY DEVICE Final Rejection SK hynix Inc.
17866924 METAL FILAMENT VIAS FOR INTERCONNECT STRUCTURE Final Rejection Taiwan Semiconductor Manufacturing Company, Ltd.
17393619 VIA RAIL SOLUTION FOR HIGH POWER ELECTROMIGRATION Non-Final OA Taiwan Semiconductor Manufacturing Company, Ltd.
17858985 Inner Spacers for Gate-All-Around Semiconductor Devices Non-Final OA Taiwan Semiconductor Manufacturing Co., Ltd.
16525978 METAL FILAMENT VIAS FOR INTERCONNECT STRUCTURE Non-Final OA Taiwan Semiconductor Manufacturing Co., Ltd.
17874366 SEMICONDUCTOR ARRANGEMENT AND METHOD OF MAKING Non-Final OA TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED

Facing This Examiner?

IP Author analyzes examiner patterns and generates tailored response strategies with the highest chance of allowance.

Build Your Strategy

Who Appears Before This Examiner

Top companies before this examiner

Law firms appearing most often

Frequently Asked Questions

What is examiner John Lin's allowance rate?

60.0% of resolved applications examined by John Lin were allowed (428 resolved cases), compared with 61.3% across Art Unit 2815 over the last five years.

Does an interview help with examiner John Lin?

This examiner's interview lift is +8.5 percentage points: the difference in allowance rate between resolved applications that had an examiner interview and those that did not.

How long does examiner John Lin take to allow a patent?

Applications allowed by John Lin took 1,370 days on average from filing to allowance.

Which art unit does examiner John Lin work in?

John Lin examines applications in Art Unit 2815 in Tech Center 2800 (Semiconductors, Circuits & Optics).

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month