Tech Center 2800 • Art Units: 1737 2825 2851
This examiner grants 87% of resolved cases
| App # | Title | Status | Assignee |
|---|---|---|---|
| 18511605 | DEVICE FOR GENERATING VERIFICATION VECTOR FOR CIRCUIT DESIGN VERIFICATION, CIRCUIT DESIGN SYSTEM, AND REINFORCEMENT LEARNING METHOD OF THE DEVICE AND THE CIRCUIT DESIGN SYSTEM | Non-Final OA | SAMSUNG ELECTRONICS CO, LTD. |
| 18170777 | RECORDING MEDIUM, DESIGN AIDING METHOD, AND INFORMATION PROCESSING DEVICE | Non-Final OA | Fujitsu Limited |
| 18137382 | CONSTANT, EQUAL, OR OPPOSITE REGISTERS OR PORTS DETECTION DURING LOGIC SYNTHESIS | Non-Final OA | Synopsys, Inc. |
| 18407017 | DYNAMIC OUTLIER BIAS REDUCTION SYSTEM AND METHOD | Non-Final OA | HARTFORD STEAM BOILER INSPECTION AND INSURANCE COMPANY |
IP Author analyzes examiner patterns and generates tailored response strategies with the highest chance of allowance.
Build Your Strategy