Prosecution Insights
Last updated: April 19, 2026

Examiner: DINH, PAUL

Tech Center 2800 • Art Units: 2825 2851

This examiner grants 89% of resolved cases

Performance Statistics

89.4%
Allow Rate
+21.4% vs TC avg
1066
Total Applications
+3.9%
Interview Lift
946
Avg Prosecution Days
Based on 1047 resolved cases, 2023–2026

Rejection Statute Breakdown

16.6%
§101 Eligibility
39.4%
§102 Novelty
8.6%
§103 Obviousness
23.4%
§112 Clarity

Currently Pending Office Actions

App #TitleStatusAssignee
18040480 CONTROL SYSTEM FOR SECONDARY BATTERY Non-Final OA SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
18031794 Method for Checking the Integrity of Reloadable Functional Units Non-Final OA Siemens Aktiengesellschaft
18160593 INTEGRATED CIRCUIT DESIGN METHOD AND SYSTEM Non-Final OA TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
18090205 VIA ADJUSTMENT IN INTEGRATED CIRCUITS BASED ON MACHINE LEARNING Non-Final OA Intel Corporation
18206673 METHOD FOR REGISTERING STRUCTURES ON MICROLITHOGRAPHIC MASKS, COMPUTER PROGRAM PRODUCT AND MICROLITHOGRAPHIC METHOD Non-Final OA Carl Zeiss SMT GmbH
18315712 Learning-Based Placement of Flexible Circuit Blocks Non-Final OA MediaTek Inc.
18601259 MULTI-DIE DOT-PRODUCT ENGINE TO PROVISION LARGE SCALE MACHINE LEARNING INFERENCE APPLICATIONS Non-Final OA Hewlett Packard Enterprise Development LP
17993565 Methods And Systems For Data Driven Parameterization And Measurement Of Semiconductor Structures Non-Final OA KLA Corporation
18492461 Systems, Devices, and Methods for Rail-Based and Other Electric Vehicles with Modular Cascaded Energy Systems Final Rejection TAE Technologies, Inc.
18250648 Antisite Defect Qubits in Monolayer Transition Metal Dichalcogenides Non-Final OA Temple University-Of The Commonwealth System Of Higher Education
18129663 MODELING MANDREL TOLERANCE IN A DESIGN OF A SEMICONDUCTOR DEVICE Non-Final OA Synopsys, Inc.
18032674 ELECTRONIC DESIGN AUTOMATION IN MULTI-TOOL DESIGN ENVIRONMENT Non-Final OA LUCEDA NV
18150716 Method for Generating Placement and Routing for an Integrated Circuit (IC) Non-Final OA RapidSilicon US, Inc

Facing This Examiner?

IP Author analyzes examiner patterns and generates tailored response strategies with the highest chance of allowance.

Build Your Strategy

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month