Prosecution Insights
Last updated: October 26, 2026

Victor Joseph Lasasso, USPTO Patent Examiner

Listed by the USPTO as LASASSO, VICTOR JOSEPH

Tech Center 4100 • Art Units: 2898 4100

This examiner grants 87% of resolved cases

Analysis

LASASSO, VICTOR JOSEPH is associated with Tech Center 4100 and art unit 2898. The profile records 47 resolved cases and an allowance rate of 87.2%. The median time to allowance is 1343 days. Interviews correspond to a 0.4% lift in the allowance rate. The limited case volume and small interview measure suggest that practitioners should use the figures as background context when setting expectations.

The listed companies are Taiwan Semiconductor Manufacturing Company, Ltd., Semiconductor Components Industries LLC, and Samsung Electronics Co., Ltd. The listed firms are onsemi (BHB), BIRCH STEWART KOLASCH & BIRCH, LLP, and FISH & RICHARDSON P.C. (TC). These appearances identify relevant applicants and counsel. Interview decisions should be driven by the issues in the application, while the profile can support targeted review of prosecution histories handled in the docket.

Written from this page's own data; every figure is computed from USPTO records and verified before publication.

Performance Statistics

87.2%
Allow Rate
+27.2% vs TC avg
70
Total Applications
+0.4%
Interview Lift
1343
Avg Prosecution Days
Based on 47 resolved cases, 2023–2026

Rejection Statute Breakdown

0%
§101 Eligibility
30.5%
§102 Novelty
53.5%
§103 Obviousness
16.1%
§112 Clarity

Currently Pending Office Actions

App #TitleStatusAssignee
18436993 METHOD OF MANUFACTURING SEMICONDUCTOR PACKAGES Non-Final OA SAMSUNG ELECTRONICS CO., LTD.
18394158 DISPLAY DEVICE Non-Final OA LG Display Co., Ltd.
17710348 ELECTRONIC DEVICE WITH SENSOR FACE STRESS PROTECTION Non-Final OA Texas Instruments Incorporated
18099348 SEMICONDUCTOR DEVICE Final Rejection TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
17953135 SILICON INTERPOSER INCLUDING THROUGH-SILICON VIA STRUCTURES WITH ENHANCED OVERLAY TOLERANCE AND METHODS OF FORMING THE SAME Non-Final OA Taiwan Semiconductor Manufacturing Company Limited
18773419 CHIPLET PACKAGE HAVING AN INTERCONNECTING DIE Non-Final OA Advanced Micro Devices, Inc.
17822403 IMAGE SENSOR BALL GRID ARRAY PACKAGE Non-Final OA SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
18611952 METHOD OF AND APPARATUS FOR PROCESSING WORKPIECE Non-Final OA DISCO CORPORATION

Facing This Examiner?

IP Author analyzes examiner patterns and generates tailored response strategies with the highest chance of allowance.

Build Your Strategy

Who Appears Before This Examiner

Top companies before this examiner

Law firms appearing most often

Frequently Asked Questions

What is examiner Victor Joseph Lasasso's allowance rate?

87.2% of resolved applications examined by Victor Joseph Lasasso were allowed (47 resolved cases), compared with 80.2% across Art Unit 2898 over the last five years.

Does an interview help with examiner Victor Joseph Lasasso?

This examiner's interview lift is +0.4 percentage points: the difference in allowance rate between resolved applications that had an examiner interview and those that did not.

How long does examiner Victor Joseph Lasasso take to allow a patent?

Applications allowed by Victor Joseph Lasasso took 1,343 days on average from filing to allowance.

Which art unit does examiner Victor Joseph Lasasso work in?

Victor Joseph Lasasso examines applications in Art Unit 2898 in Tech Center 4100.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month