Prosecution Insights
Last updated: October 26, 2026

Eugene Lee, USPTO Patent Examiner

Listed by the USPTO as LEE, EUGENE

Tech Center 2800 • Art Units: 2815 2898

This examiner grants 82% of resolved cases

Analysis

LEE, EUGENE has 928 resolved cases and an 82.0% allowance rate. The interview lift is 5.7%, and the median time to allowance is 980 days. The profile covers Tech Center 2800 and Art Unit 2815. The allowance rate indicates a favorable outcome pattern in the resolved record. The smaller positive interview lift suggests that interviews may provide incremental value, but the available data does not indicate a large measured effect. The 980-day median supports deliberate timing management.

The recurring companies are Samsung Electronics Co., Ltd., Texas Instruments Incorporated, and Taiwan Semiconductor Manufacturing Company, Ltd. The leading firms are FISH & RICHARDSON P.C. (TC), Harrity & Harrity, LLP, and Morgan, Lewis & Bockius LLP (WA)(SEC). This semiconductor and electronics context can inform claim drafting and response preparation.

Written from this page's own data; every figure is computed from USPTO records and verified before publication.

Performance Statistics

82.0%
Allow Rate
+14.0% vs TC avg
972
Total Applications
+5.7%
Interview Lift
980
Avg Prosecution Days
Based on 928 resolved cases, 2023–2026

Rejection Statute Breakdown

0.5%
§101 Eligibility
16.7%
§102 Novelty
59.7%
§103 Obviousness
13.4%
§112 Clarity

Currently Pending Office Actions

App #TitleStatusAssignee
18805670 SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SEMICONDUCTOR PACKAGE Non-Final OA Samsung Electronics Co., Ltd.
18745694 SEMICONDUCTOR PACKAGE Non-Final OA SAMSUNG ELECTRONICS CO., LTD.
18664690 SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME Final Rejection Samsung Electronics Co., Ltd.
18660677 SEMICONDUCTOR PACKAGE Non-Final OA SAMSUNG ELECTRONICS CO., LTD.
18611488 SEMICONDUCTOR PACKAGE WITH IMPROVED STRUCTURAL STABILITY Final Rejection SAMSUNG ELECTRONICS CO., LTD.
18382546 SEMICONDUCTOR DEVICE HAVING THROUGH-VIA STRUCTURE Non-Final OA SAMSUNG ELECTRONICS CO., LTD.
18779610 DISPLAY DEVICE AND METHOD OF FABRICATING THE SAME Non-Final OA Samsung Display Co., LTD.
18746332 SOLID-STATE IMAGING DEVICE AND METHOD FOR MANUFACTURING THE SAME, AND ELECTRONIC APPARATUS Final Rejection SONY SEMICONDUCTOR SOLUTIONS CORPORATION
18700127 SEMICONDUCTOR DEVICE, SOLID-STATE IMAGING DEVICE, AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE Non-Final OA SONY SEMICONDUCTOR SOLUTIONS CORPORATION
18806198 WARPAGE CONTROL STRUCTURE FOR METAL BASE PLATE, SEMICONDUCTOR MODULE, AND INVERTER DEVICE Non-Final OA Mitsubishi Electric Corporation
18459230 INTEGRATED CIRCUIT WITH INDUCTOR IN MAGNETIC PACKAGE Final Rejection TEXAS INSTRUMENTS INCORPORATED
18458193 INTEGRATED CIRCUIT INCLUDING FLASH MEMORY AND CMOS LOGIC CIRCUITRY Final Rejection TEXAS INSTRUMENTS INCORPORATED
18611804 STACKED COMPLIMENTARY METAL-OXIDE SEMICONDUCTOR STRUCTURE Final Rejection International Business Machines Corporation
18382471 HYBRID HIGH BANDWIDTH MEMORY STACK Non-Final OA International Business Machines Corporation
18646677 SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF Non-Final OA TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
18779047 MOBILITY ENHANCEMENT BY SOURCE AND DRAIN STRESS LAYER OR IMPLANTATION IN THIN FILM TRANSISTORS Non-Final OA Taiwan Semiconductor Manufacturing Company Limited

Facing This Examiner?

IP Author analyzes examiner patterns and generates tailored response strategies with the highest chance of allowance.

Build Your Strategy

Who Appears Before This Examiner

Top companies before this examiner

Law firms appearing most often

Frequently Asked Questions

What is examiner Eugene Lee's allowance rate?

82.0% of resolved applications examined by Eugene Lee were allowed (928 resolved cases), compared with 61.3% across Art Unit 2815 over the last five years.

Does an interview help with examiner Eugene Lee?

This examiner's interview lift is +5.7 percentage points: the difference in allowance rate between resolved applications that had an examiner interview and those that did not.

How long does examiner Eugene Lee take to allow a patent?

Applications allowed by Eugene Lee took 980 days on average from filing to allowance.

Which art unit does examiner Eugene Lee work in?

Eugene Lee examines applications in Art Unit 2815 in Tech Center 2800 (Semiconductors, Circuits & Optics).

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month