4 pending office actions
| App # | Title | Examiner | Art Unit | Status | Filed |
|---|---|---|---|---|---|
| 18782656 | FPGA NEIGHBOR OUTPUT MUX DIRECT CONNECTIONS TO MINIMIZE ROUTING HOPS | CRAWFORD, JASON | 2844 | Non-Final OA | Jul 24, 2024 |
| 18169007 | NEURAL NETWORK ACCELERATOR ARCHITECTURE BASED ON CUSTOM INSTRUCTION ON FPGA | DOMAN, SHAWN | 2183 | Non-Final OA | Feb 14, 2023 |
| 18062055 | METHOD OF USING FPGA FOR AI INFERENCE SOFTWARE STACK ACCELERATION | KIM, HARRISON CHAN YOUNG | 2145 | Final Rejection | Dec 06, 2022 |
| 17539997 | DYNAMIC BLOCK SIZE CARRY-SKIP ADDER CONSTRUCTION ON FPGAS BY COMBINING RIPPLE CARRY ADDERS WITH ROUTABLE PROPAGATE/GENERATE SIGNALS | LE, PHAT NGOC | 2182 | Final Rejection | Dec 01, 2021 |
IP Author helps IP teams respond to office actions faster with AI-generated responses, examiner analytics, and prosecution intelligence.
Start Free Trial