Technology area: Semiconductors, Circuits & Optics
9 pending office actions • 8 art units • 9 examiners • 0 of 9 (0%) have an AI response strategy ready • 26 patents granted in the last 365 days
Unimicron Technology Corp. is managing 9 pending office actions in the Semiconductors, Circuits & Optics technology area. These actions are distributed across 8 distinct art units, indicating the technical footprint within the semiconductor sector. The prosecution involves 9 distinct examiners, meaning that each of the 9 pending office actions is assigned to a different individual.
Duy Vu Nguyen Deo is listed as the busiest examiner with 1 pending office action. Since there are 9 distinct examiners for 9 pending office actions, every examiner in the current portfolio is managing exactly 1 case. This distribution requires the company to manage 9 separate examiner relationships across 8 distinct art units simultaneously.
The presence of 8 distinct art units for 9 pending office actions suggests that the subject matter triggers multiple internal USPTO divisions. Practitioners must navigate the 9 distinct examiners without the benefit of overlapping assignments. The 1 pending action assigned to Duy Vu Nguyen Deo represents the workload per examiner for this specific Semiconductors, Circuits & Optics portfolio.
Difficulty is derived from the rejection statutes on the most recent pending office action. §101-driven and multi-statute cases are graded Hard; §112-only and obviousness-type double-patenting cases are graded Easy; everything else is Medium. "Unknown" means we have not yet parsed a statute for that office action.
| Bucket | Cases |
|---|---|
| §103 only | 2 (22%) |
| §102 only | 2 (22%) |
| §112 only | 1 (11%) |
| Multi-statute (no §101) | 4 (44%) |
How the docket's pending cases split across USPTO tech-center bands.
Manual office-action response work runs about 10 hours per case. The time-saved bands below show what IP Author's prosecution pipeline typically delivers — a conservative 20% on the low end, 35% in the middle, 50% on the high end.
| Examiner | Apps on this docket | Allow rate | Interview lift |
|---|---|---|---|
| DEO, DUY VU NGUYEN | 1 | 82.5% | +7.3% |
| HARRISON, MICHAEL A | 1 | 89.0% | +2.5% |
| CULBERT, CHRISTOPHER A | 1 | 42.4% | +7.5% |
| PAGHADAL, PARESH H | 1 | 60.1% | +21.5% |
| SAWYER, STEVEN T | 1 | 72.6% | +30.4% |
| SUN, YU-HSI DAVID | 1 | 77.6% | +8.5% |
| TRAN, TAN N | 1 | 86.9% | +9.9% |
| TRAN, TONY | 1 | 70.2% | +33.3% |
| VU, HUNG K | 1 | 87.7% | +9.4% |
Cases in front of an examiner with an allow rate of 80%+ where the difficulty is Easy or Medium. The top 2 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 19035096 | SUBSTRATE STRUCTURE | DEO, DUY VU NGUYEN | — |
| 18171672 | CHIP PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF | VU, HUNG K | — |
Multi-statute / §101-driven matters, or cases in front of an examiner with an allow rate under 30%. The top 4 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 19014039 | LOAD CONTROL PROBE DEVICE AND LOAD CONTROL METHOD | HARRISON, MICHAEL A | — |
| 18797476 | CIRCUIT BOARD STRUCTURE AND METHOD FOR MANUFACTURING THE SAME | PAGHADAL, PARESH H | — |
| 18395755 | PACKAGE SUBSTRATE AND MANUFACTURING METHOD THEREOF | TRAN, TAN N | — |
| 18360826 | ELECTRONIC PACKAGE MODULE AND METHOD FOR FABRICATION OF THE SAME | TRAN, TONY | — |
Cases in front of an examiner whose interview lift is 10 percentage points or more — i.e. interviewed cases historically resolve more favorably than non-interviewed ones. The top 3 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 18797476 | CIRCUIT BOARD STRUCTURE AND METHOD FOR MANUFACTURING THE SAME | PAGHADAL, PARESH H | — |
| 18783752 | SUBSTRATE STRUCTURE | SAWYER, STEVEN T | — |
| 18360826 | ELECTRONIC PACKAGE MODULE AND METHOD FOR FABRICATION OF THE SAME | TRAN, TONY | — |
| Art Unit | Apps |
|---|---|
| 2847 | 2 |
| 1784 | 1 |
| 2852 | 1 |
| 2815 | 1 |
| 2817 | 1 |
| 2812 | 1 |
| 2893 | 1 |
| 2897 | 1 |
| App # | Title | Examiner | Art Unit | Statutes | Status | Due in | AI | Filed |
|---|---|---|---|---|---|---|---|---|
| 19035096 | SUBSTRATE STRUCTURE | DEO, DUY VU NGUYEN | 1784 | §102Other | Non-Final OA | — | Pending | Jan 23, 2025 |
| 19014039 | LOAD CONTROL PROBE DEVICE AND LOAD CONTROL METHOD | HARRISON, MICHAEL A | 2852 | §102§103§112 | Non-Final OA | — | Pending | Jan 08, 2025 |
| 18918080 | MANUFACTURING METHOD OF PACKAGE CARRIER | CULBERT, CHRISTOPHER A | 2815 | §112 | Non-Final OA | — | Pending | Oct 17, 2024 |
| 18797476 | CIRCUIT BOARD STRUCTURE AND METHOD FOR MANUFACTURING THE SAME | PAGHADAL, PARESH H | 2847 | §102§103§112 | Non-Final OA | — | Pending | Aug 07, 2024 |
| 18783752 | SUBSTRATE STRUCTURE | SAWYER, STEVEN T | 2847 | §102 | Final Rejection | — | Pending | Jul 25, 2024 |
| 18764163 | SUBSTRATE STRUCTURE AND MANUFACTURING METHOD THEREOF | SUN, YU-HSI DAVID | 2817 | §103 | Non-Final OA | — | Pending | Jul 04, 2024 |
| 18395755 | PACKAGE SUBSTRATE AND MANUFACTURING METHOD THEREOF | TRAN, TAN N | 2812 | §102§103 | Final Rejection | — | Pending | Dec 26, 2023 |
| 18360826 | ELECTRONIC PACKAGE MODULE AND METHOD FOR FABRICATION OF THE SAME | TRAN, TONY | 2893 | §102§103 | Final Rejection | — | Pending | Jul 28, 2023 |
| 18171672 | CHIP PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF | VU, HUNG K | 2897 | §103 | Final Rejection | — | Pending | Feb 21, 2023 |
IP Author helps IP teams respond to office actions faster with AI-generated responses, examiner analytics, and prosecution intelligence.
Start Free TrialUnimicron Technology Corp. has 9 pending office actions as of October 2026, spread across 8 art units and 9 examiners.
Duy Vu Nguyen Deo has the most, with 1 of Unimicron Technology Corp.'s pending office actions.
Mostly Semiconductors, Circuits & Optics (USPTO Tech Center 2800), based on where its pending office actions are examined.
