Prosecution Insights
Last updated: August 16, 2026

Adeia Semiconductor Technologies LLC

7 pending office actions • 7 art units • 7 examiners • 0 of 7 (0%) have an AI response strategy ready • 10 patents granted in the last 365 days

Portfolio Summary

7
Total Pending OAs
5
Non-Final OAs
2
Final Rejections
0
Advisory / Quayle

Response Deadline Pressure

Based on the USPTO statutory response window for each pending office action. 3 of the docket's apps have a known mailing date; the rest are excluded from the tile counts.

1
Overdue
0
Due this week
1
Due this month
1
Due in next 60 days
0
Due later

Deadline Fire Line

Every pending office action with a known statutory deadline, placed on a days-until-due axis. Dots left of Today are overdue; the further right, the more runway. Cases that share a deadline window stack vertically. 3 of the docket's apps have a known mailing date.

-30dToday30d60d90d120d
Overdue (1)Due ≤ 30 days (1)Due ≤ 60 days (1)

Case Difficulty Mix

Difficulty is derived from the rejection statutes on the most recent pending office action. §101-driven and multi-statute cases are graded Hard; §112-only and obviousness-type double-patenting cases are graded Easy; everything else is Medium. "Unknown" means we have not yet parsed a statute for that office action.

5
Hard (71%)
2
Medium (29%)
0
Easy (0%)
0
Unknown (0%)

Rejection Statute Mix

BucketCases
§103 only1 (14%)
§102 only1 (14%)
Multi-statute (no §101)5 (71%)

Industry Mix

How the docket's pending cases split across USPTO tech-center bands.

1
Life Sciences
14% of docket
1
Information Tech
14% of docket
0
Communications
0% of docket
5
Semiconductors
71% of docket
0
Mechanical / Eng
0% of docket
0
Business / Other
0% of docket

Time-on-OA Estimate

Manual office-action response work runs about 10 hours per case. The time-saved bands below show what IP Author's prosecution pipeline typically delivers — a conservative 20% on the low end, 35% in the middle, 50% on the high end.

70 h
Manual time on pending OAs
14 h
Time saved (low, 20%)
24 h
Time saved (mid, 35%)
0.6 wks
FTE-weeks freed (mid)

Top Examiners on this docket

ExaminerApps on this docketAllow rateInterview lift
CRAWFORD, JASON 1 84.8% +9.1%
GAMINO, CARLOS J 1 35.3% +45.6%
TORNOW, MARK W 1 77.3% +13.2%
RAHMAN, ARIFUR 1
GHEYAS, SYED I 1 82.5% +3.9%
LEWIS-TAYLOR, DAYTON A. 1 80.9% +3.0%
CORNELY, JOHN PATRICK 1 75.0% +16.3%

Quick Wins (1)

Cases in front of an examiner with an allow rate of 80%+ where the difficulty is Easy or Medium. The top 1 ordered by deadline are shown.

App #TitleExaminerDue in
19084097 Symbiotic Network On Layers CRAWFORD, JASON

Hard Cases (5)

Multi-statute / §101-driven matters, or cases in front of an examiner with an allow rate under 30%. The top 5 ordered by deadline are shown.

App #TitleExaminerDue in
17362557 TECHNIQUES FOR MANUFACTURING SPLIT-CELL 3D-NAND MEMORY DEVICES CORNELY, JOHN PATRICK 8d overdue
18467481 MULTI-CHIP MODULES FORMED USING WAFER-LEVEL PROCESSING OF A RECONSTITUTED WAFER GHEYAS, SYED I 13d
18431716 IMAGE SENSOR DEVICE TORNOW, MARK W 42d
18372947 ACTIVE BRIDGING APPARATUS RAHMAN, ARIFUR
17577944 Network On Layer Enabled Architectures LEWIS-TAYLOR, DAYTON A.

Interview Candidates (3)

Cases in front of an examiner whose interview lift is 10 percentage points or more — i.e. interviewed cases historically resolve more favorably than non-interviewed ones. The top 3 ordered by deadline are shown.

App #TitleExaminerDue in
17362557 TECHNIQUES FOR MANUFACTURING SPLIT-CELL 3D-NAND MEMORY DEVICES CORNELY, JOHN PATRICK 8d overdue
18431716 IMAGE SENSOR DEVICE TORNOW, MARK W 42d
18601402 Advanced Device Assembly Structures And Methods GAMINO, CARLOS J

Top Art Units

Art UnitApps
2845 1
1735 1
2891 1
2800 1
2893 1
2181 1
2812 1

Pending Office Actions

App #TitleExaminerArt UnitStatutesStatusDue inAIFiled
19084097 Symbiotic Network On Layers CRAWFORD, JASON 2845 §102 Non-Final OA Pending Mar 19, 2025
18601402 Advanced Device Assembly Structures And Methods GAMINO, CARLOS J 1735 §103 Non-Final OA Pending Mar 11, 2024
18431716 IMAGE SENSOR DEVICE TORNOW, MARK W 2891 §102§103 Non-Final OA 42d Pending Feb 02, 2024
18372947 ACTIVE BRIDGING APPARATUS RAHMAN, ARIFUR 2800 §102§112 Final Rejection Pending Sep 26, 2023
18467481 MULTI-CHIP MODULES FORMED USING WAFER-LEVEL PROCESSING OF A RECONSTITUTED WAFER GHEYAS, SYED I 2893 §102§103Other Final Rejection 13d Pending Sep 14, 2023
17577944 Network On Layer Enabled Architectures LEWIS-TAYLOR, DAYTON A. 2181 §102§103 Non-Final OA Pending Jan 18, 2022
17362557 TECHNIQUES FOR MANUFACTURING SPLIT-CELL 3D-NAND MEMORY DEVICES CORNELY, JOHN PATRICK 2812 §102§103§112 Non-Final OA 8d overdue Pending Jun 29, 2021

Managing Adeia Semiconductor Technologies LLC's Patent Portfolio?

IP Author helps IP teams respond to office actions faster with AI-generated responses, examiner analytics, and prosecution intelligence.

Start Free Trial

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month