Prosecution Insights
Prosecution Insights
Technology area: Semiconductors, Circuits & Optics
3 pending office actions • 1 art units • 3 examiners • 0 of 3 (0%) have an AI response strategy ready • 6 patents granted in the last 365 days
Chengdu Pbm Technology Ltd. has 3 pending office actions in the Semiconductors, Circuits & Optics technology area. These 3 actions are assigned to 3 distinct examiners but are all located within 1 distinct art unit. SAMUEL PARK is the busiest examiner, currently managing 1 pending office action. This indicates that while the examiners differ, the technical classification remains consistent across all 3 pending matters.
The concentration of 3 pending actions into 1 distinct art unit suggests a focus within the broader semiconductors field. With 3 distinct examiners involved, the company must navigate different individual preferences, though the influence of the single art unit provides some procedural consistency. This structure allows for focused engagement with the 3 distinct examiners. The 3 pending office actions represent the current active workload for this portfolio at the USPTO within the Semiconductors, Circuits & Optics technology area.
Based on the USPTO statutory response window for each pending office action. 1 of the docket's apps have a known mailing date; the rest are excluded from the tile counts.
Difficulty is derived from the rejection statutes on the most recent pending office action. §101-driven and multi-statute cases are graded Hard; §112-only and obviousness-type double-patenting cases are graded Easy; everything else is Medium. "Unknown" means we have not yet parsed a statute for that office action.
| Bucket | Cases |
|---|---|
| §103 only | 1 (33%) |
| §102 only | 1 (33%) |
| Multi-statute (no §101) | 1 (33%) |
How the docket's pending cases split across USPTO tech-center bands.
Manual office-action response work runs about 10 hours per case. The time-saved bands below show what IP Author's prosecution pipeline typically delivers — a conservative 20% on the low end, 35% in the middle, 50% on the high end.
| Examiner | Apps on this docket | Allow rate | Interview lift |
|---|---|---|---|
| PARK, SAMUEL | 1 | 84.5% | +24.1% |
| TRAN, TONY | 1 | 70.5% | +33.5% |
| SON, ERIKA HEERA | 1 | 62.1% | -2.5% |
Cases in front of an examiner with an allow rate of 80%+ where the difficulty is Easy or Medium. The top 1 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 18695219 | SEMICONDUCTOR MEMORY UNDERLYING CIRCUIT AND PREPARATION METHOD FOR THE SAME | PARK, SAMUEL | — |
Multi-statute / §101-driven matters, or cases in front of an examiner with an allow rate under 30%. The top 1 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 18044141 | THREE-DIMENSIONAL MULTILAYER MEMORY WITH INTERCONNECTION OF LOW-RESISTANCE SILICIDES AND MANUFACTURING METHOD THEREOF | SON, ERIKA HEERA | — |
Cases in front of an examiner whose interview lift is 10 percentage points or more — i.e. interviewed cases historically resolve more favorably than non-interviewed ones. The top 2 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 18255811 | HIGH-DENSITY THREE-DIMENSIONAL MEMORY DEVICE WITH INTERCONNECTION OF LOW RESISTANCE AND MANUFACTURING METHOD THEREOF | TRAN, TONY | 56d |
| 18695219 | SEMICONDUCTOR MEMORY UNDERLYING CIRCUIT AND PREPARATION METHOD FOR THE SAME | PARK, SAMUEL | — |
| Art Unit | Apps |
|---|---|
| 2893 | 2 |
| App # | Title | Examiner | Art Unit | Statutes | Status | Due in | AI | Filed |
|---|---|---|---|---|---|---|---|---|
| 18695219 | SEMICONDUCTOR MEMORY UNDERLYING CIRCUIT AND PREPARATION METHOD FOR THE SAME | PARK, SAMUEL | — | §102 | Final Rejection | — | Pending | Mar 25, 2024 |
| 18255811 | HIGH-DENSITY THREE-DIMENSIONAL MEMORY DEVICE WITH INTERCONNECTION OF LOW RESISTANCE AND MANUFACTURING METHOD THEREOF | TRAN, TONY | 2893 | §103 | Final Rejection | 56d | Pending | Jun 02, 2023 |
| 18044141 | THREE-DIMENSIONAL MULTILAYER MEMORY WITH INTERCONNECTION OF LOW-RESISTANCE SILICIDES AND MANUFACTURING METHOD THEREOF | SON, ERIKA HEERA | 2893 | §103§112 | Non-Final OA | — | Pending | Mar 06, 2023 |
IP Author helps IP teams respond to office actions faster with AI-generated responses, examiner analytics, and prosecution intelligence.
Start Free Trial