Tech Center 2800 • Art Units: 2851
This examiner grants 0% of resolved cases
| App # | Title | Status | Assignee |
|---|---|---|---|
| 18124992 | LAYOUT DESIGN SYSTEM USING DEEP REINFORCEMENT LEARNING AND LEARNING METHOD THEREOF | Non-Final OA | SAMSUNG ELECTRONICS CO, LTD. |
| 18128381 | METHOD AND SYSTEM FOR AGING AWARE MODELING AND STATIC TIMING ANALYSIS OF CIRCUITS | Non-Final OA | Texas Instruments Incorporated |
| 18166974 | METHODS AND APPARATUS TO IMPLEMENT LOCALIZED CONTEXT CONFIGURATION FOR ELECTRONIC DESIGN AUTOMATION | Non-Final OA | Intel Corporation |
| 18313705 | METHOD OF MODELING A MASK BY TAKING INTO ACCOUNT OF MASK PATTERN EDGE INTERACTION | Non-Final OA | Taiwan Semiconductor Manufacturing Co., Ltd. |
| 18121069 | INTEGRATED CIRCUIT LAYOUT EXTRACTION USING PARALLELIZED TILE IMAGE PROCESSING | Non-Final OA | Battelle Memorial Institute |
| 18155768 | DUMMY METAL FILLING METHOD AND APPARATUS, DEVICE AND MEDIUM | Final Rejection | CHANGXIN MEMORY TECHNOLOGIES, INC. |
| 18139882 | CIRCUIT DESIGN ADJUSTMENTS USING REDUNDANT NODES | Non-Final OA | Synopsys, Inc. |
IP Author analyzes examiner patterns and generates tailored response strategies with the highest chance of allowance.
Build Your Strategy