5 pending office actions • 3 art units • 5 examiners • 0 of 5 (0%) have an AI response strategy ready • 23 patents granted in the last 365 days
Based on the USPTO statutory response window for each pending office action. 2 of the docket's apps have a known mailing date; the rest are excluded from the tile counts.
Difficulty is derived from the rejection statutes on the most recent pending office action. §101-driven and multi-statute cases are graded Hard; §112-only and obviousness-type double-patenting cases are graded Easy; everything else is Medium. "Unknown" means we have not yet parsed a statute for that office action.
| Bucket | Cases |
|---|---|
| §103 only | 1 (20%) |
| §112 only | 1 (20%) |
| Double-patenting only | 1 (20%) |
| Multi-statute (no §101) | 1 (20%) |
| No statute on record | 1 (20%) |
How the docket's pending cases split across USPTO tech-center bands.
Manual office-action response work runs about 10 hours per case. The time-saved bands below show what IP Author's prosecution pipeline typically delivers — a conservative 20% on the low end, 35% in the middle, 50% on the high end.
| Examiner | Apps on this docket | Allow rate | Interview lift |
|---|---|---|---|
| JOHNSON, TERRELL S | 1 | 86.6% | +10.6% |
| SPINKS, ANTOINETTE T | 1 | 72.0% | +20.2% |
| MAI, ANH D | 1 | 37.9% | +10.0% |
| PATEL, DHARTI HARIDAS | 1 | 87.3% | +7.7% |
| ARROYO, TERESA M | 1 | 71.9% | +23.2% |
Cases in front of an examiner with an allow rate of 80%+ where the difficulty is Easy or Medium. The top 1 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 19017409 | Clock Signal Skew Calibration Apparatus and Control Method | JOHNSON, TERRELL S | — |
Multi-statute / §101-driven matters, or cases in front of an examiner with an allow rate under 30%. The top 1 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 18737883 | Manufacturing Method for a Power MOSFET with a p-n-p-n-p Gate-Source ESD Diode Structure Formed Over A Breakdown Voltage Enhancement and Leakage Prevention Structure Comprising a Reduced Surface Field (RESURF) Structure and a Body Ring Structure | MAI, ANH D | 19d overdue |
Cases in front of an examiner whose interview lift is 10 percentage points or more — i.e. interviewed cases historically resolve more favorably than non-interviewed ones. The top 4 ordered by deadline are shown.
| App # | Title | Examiner | Due in |
|---|---|---|---|
| 18193598 | PACKAGING SUBSTRATE, GRID ARRAY PACKAGE, AND PREPARATION METHOD THEREFOR | ARROYO, TERESA M | 42d overdue |
| 18737883 | Manufacturing Method for a Power MOSFET with a p-n-p-n-p Gate-Source ESD Diode Structure Formed Over A Breakdown Voltage Enhancement and Leakage Prevention Structure Comprising a Reduced Surface Field (RESURF) Structure and a Body Ring Structure | MAI, ANH D | 19d overdue |
| 19017409 | Clock Signal Skew Calibration Apparatus and Control Method | JOHNSON, TERRELL S | — |
| 18896550 | Line Scan Imaging Device, and Calibration Method and Control Board Thereof | SPINKS, ANTOINETTE T | — |
| Art Unit | Apps |
|---|---|
| 2893 | 2 |
| 2639 | 1 |
| 2838 | 1 |
| App # | Title | Examiner | Art Unit | Statutes | Status | Due in | AI | Filed |
|---|---|---|---|---|---|---|---|---|
| 19017409 | Clock Signal Skew Calibration Apparatus and Control Method | JOHNSON, TERRELL S | — | DP | Non-Final OA | — | Pending | Jan 10, 2025 |
| 18896550 | Line Scan Imaging Device, and Calibration Method and Control Board Thereof | SPINKS, ANTOINETTE T | 2639 | §112 | Non-Final OA | — | Pending | Sep 25, 2024 |
| 18737883 | Manufacturing Method for a Power MOSFET with a p-n-p-n-p Gate-Source ESD Diode Structure Formed Over A Breakdown Voltage Enhancement and Leakage Prevention Structure Comprising a Reduced Surface Field (RESURF) Structure and a Body Ring Structure | MAI, ANH D | 2893 | §103§112 | Non-Final OA | 19d overdue | Pending | Jun 07, 2024 |
| 18641165 | OVERTEMPERATURE PROTECTION OF SWITCHING POWER SUPPLY | PATEL, DHARTI HARIDAS | 2838 | — | Non-Final OA | — | Pending | Apr 19, 2024 |
| 18193598 | PACKAGING SUBSTRATE, GRID ARRAY PACKAGE, AND PREPARATION METHOD THEREFOR | ARROYO, TERESA M | 2893 | §103 | Final Rejection | 42d overdue | Pending | Mar 30, 2023 |
IP Author helps IP teams respond to office actions faster with AI-generated responses, examiner analytics, and prosecution intelligence.
Start Free Trial