Prosecution Insights
Last updated: August 15, 2026

Silergy Semiconductor Technology (Hangzhou) Ltd.

10 pending office actions • 7 art units • 10 examiners • 0 of 10 (0%) have an AI response strategy ready • 26 patents granted in the last 365 days

Portfolio Summary

10
Total Pending OAs
8
Non-Final OAs
2
Final Rejections
0
Advisory / Quayle

Response Deadline Pressure

Based on the USPTO statutory response window for each pending office action. 6 of the docket's apps have a known mailing date; the rest are excluded from the tile counts.

2
Overdue
1
Due this week
3
Due this month
0
Due in next 60 days
0
Due later

Deadline Fire Line

Every pending office action with a known statutory deadline, placed on a days-until-due axis. Dots left of Today are overdue; the further right, the more runway. Cases that share a deadline window stack vertically. 6 of the docket's apps have a known mailing date.

-30dToday30d60d90d120d
Overdue (2)Due ≤ 7 days (1)Due ≤ 30 days (3)

Case Difficulty Mix

Difficulty is derived from the rejection statutes on the most recent pending office action. §101-driven and multi-statute cases are graded Hard; §112-only and obviousness-type double-patenting cases are graded Easy; everything else is Medium. "Unknown" means we have not yet parsed a statute for that office action.

4
Hard (40%)
5
Medium (50%)
1
Easy (10%)
0
Unknown (0%)

Rejection Statute Mix

BucketCases
§103 only5 (50%)
§112 only1 (10%)
Multi-statute (no §101)4 (40%)

Industry Mix

How the docket's pending cases split across USPTO tech-center bands.

0
Life Sciences
0% of docket
2
Information Tech
20% of docket
0
Communications
0% of docket
5
Semiconductors
50% of docket
0
Mechanical / Eng
0% of docket
3
Business / Other
30% of docket

Time-on-OA Estimate

Manual office-action response work runs about 10 hours per case. The time-saved bands below show what IP Author's prosecution pipeline typically delivers — a conservative 20% on the low end, 35% in the middle, 50% on the high end.

100 h
Manual time on pending OAs
20 h
Time saved (low, 20%)
35 h
Time saved (mid, 35%)
0.9 wks
FTE-weeks freed (mid)

Top Examiners on this docket

ExaminerApps on this docketAllow rateInterview lift
BEHM, HARRY RAYMOND 1 79.6% +7.1%
PEREZ, BRYAN REYNALDO 1 84.0% +13.8%
BARTELS, CHRISTOPHER A. 1 67.6% +12.1%
YECHURI, SITARAMARAO S 1 85.7% -8.7%
YU, HENRY W 1 69.4% +28.4%
LI, MEIYA 1 68.7% +25.4%
MAIGA, SIDI MOHAMED 1 75.6% +2.8%
MALEK, MALIHEH 1 79.4% +3.5%
NGUYEN, DUY T V 1 78.6% +17.0%
TRAN, NGUYEN 1 83.5% +7.7%

Quick Wins (2)

Cases in front of an examiner with an allow rate of 80%+ where the difficulty is Easy or Medium. The top 2 ordered by deadline are shown.

App #TitleExaminerDue in
17743646 POWER CONVERTER TRAN, NGUYEN 132d overdue
18985337 CONTROL CIRCUIT AND SWITCHING POWER SUPPLY PEREZ, BRYAN REYNALDO

Hard Cases (4)

Multi-statute / §101-driven matters, or cases in front of an examiner with an allow rate under 30%. The top 4 ordered by deadline are shown.

App #TitleExaminerDue in
18131952 SEMICONDUCTOR DEVICE WITH FIELD OXIDE LAYER AND METHOD FOR MANUFACTURING THE SAME MALEK, MALIHEH 7d
18234701 INTEGRATED SUBSTRATE AND POWER INTEGRATED CIRCUIT MAIGA, SIDI MOHAMED 14d
17886230 ELECTRODE STRUCTURE, SEMICONDUCTOR STRUCTURE, AND MANUFACTURING METHOD OF ELECTRODE STRUCTURE NGUYEN, DUY T V 29d
18663404 HIGH ELECTRON MOBILITY TRANSISTOR AND ITS MANUFACTURING METHOD YECHURI, SITARAMARAO S

Interview Candidates (5)

Cases in front of an examiner whose interview lift is 10 percentage points or more — i.e. interviewed cases historically resolve more favorably than non-interviewed ones. The top 5 ordered by deadline are shown.

App #TitleExaminerDue in
18616411 COMMUNICATION INTERFACE CHIP AND ADDRESS EXTENSION CIRCUIT THEREOF YU, HENRY W 23d overdue
18764890 SYNCHRONIZATION SIGNAL TRANSMISSION METHOD AND SERIAL COMMUNICATION SYSTEM BARTELS, CHRISTOPHER A. 22d
17886230 ELECTRODE STRUCTURE, SEMICONDUCTOR STRUCTURE, AND MANUFACTURING METHOD OF ELECTRODE STRUCTURE NGUYEN, DUY T V 29d
18985337 CONTROL CIRCUIT AND SWITCHING POWER SUPPLY PEREZ, BRYAN REYNALDO
18581728 SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME LI, MEIYA

Top Art Units

Art UnitApps
2184 1
2181 1
2811 1
2847 1
2813 1
2818 1
2838 1

Pending Office Actions

App #TitleExaminerArt UnitStatutesStatusDue inAIFiled
18999123 CONTROL CIRCUIT AND SWITCHING POWER SUPPLY THEREOF BEHM, HARRY RAYMOND §103 Non-Final OA Pending Dec 23, 2024
18985337 CONTROL CIRCUIT AND SWITCHING POWER SUPPLY PEREZ, BRYAN REYNALDO §103 Non-Final OA Pending Dec 18, 2024
18764890 SYNCHRONIZATION SIGNAL TRANSMISSION METHOD AND SERIAL COMMUNICATION SYSTEM BARTELS, CHRISTOPHER A. 2184 §103 Non-Final OA 22d Pending Jul 05, 2024
18663404 HIGH ELECTRON MOBILITY TRANSISTOR AND ITS MANUFACTURING METHOD YECHURI, SITARAMARAO S §102§103 Non-Final OA Pending May 14, 2024
18616411 COMMUNICATION INTERFACE CHIP AND ADDRESS EXTENSION CIRCUIT THEREOF YU, HENRY W 2181 §103 Non-Final OA 23d overdue Pending Mar 26, 2024
18581728 SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME LI, MEIYA 2811 §112 Non-Final OA Pending Feb 20, 2024
18234701 INTEGRATED SUBSTRATE AND POWER INTEGRATED CIRCUIT MAIGA, SIDI MOHAMED 2847 §102§103 Non-Final OA 14d Pending Aug 16, 2023
18131952 SEMICONDUCTOR DEVICE WITH FIELD OXIDE LAYER AND METHOD FOR MANUFACTURING THE SAME MALEK, MALIHEH 2813 §102§103Other Non-Final OA 7d Pending Apr 07, 2023
17886230 ELECTRODE STRUCTURE, SEMICONDUCTOR STRUCTURE, AND MANUFACTURING METHOD OF ELECTRODE STRUCTURE NGUYEN, DUY T V 2818 §103§112 Final Rejection 29d Pending Aug 11, 2022
17743646 POWER CONVERTER TRAN, NGUYEN 2838 §103 Final Rejection 132d overdue Pending May 13, 2022

Managing Silergy Semiconductor Technology (Hangzhou) Ltd.'s Patent Portfolio?

IP Author helps IP teams respond to office actions faster with AI-generated responses, examiner analytics, and prosecution intelligence.

Start Free Trial

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month