Tech Center 2800 • Art Units: 2818 2894
This examiner grants 79% of resolved cases
| App # | Title | Status | Assignee |
|---|---|---|---|
| 18242597 | IMAGE SENSOR AND ELECTRONIC SYSTEM INCLUDING THE SAME | Non-Final OA | Samsung Electronics Co., Ltd. |
| 18829107 | 3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH SINGLE-CRYSTAL LAYERS | Final Rejection | Monolithic 3D Inc. |
| 18577245 | ORGANIC ELECTROLUMINESCENT DEVICE, DISPLAY PANEL, AND DISPLAY DEVICE | Non-Final OA | BOE Technology Group Co., Ltd. |
| 17680981 | INTEGRATED CIRCUIT WITH A GALVANICALLY-ISOLATED COMMUNICATION CHANNEL USING A BACK-SIDE ETCHED CHANNEL | Final Rejection | TEXAS INSTRUMENTS INCORPORATED |
| 17584070 | FLIP-CHIP ON LEADFRAME HAVING PARTIALLY ETCHED LANDING SITES | Final Rejection | Texas Instruments Incorporated |
| 17957504 | OPTICAL MEMBER INCLUDING LIGHT CONTROL LAYER AND DISPLAY PANEL INCLUDING THE SAME | Non-Final OA | Samsung Display Co., Ltd. |
| 18140179 | LOW-TEMPERATURE DEPOSITION PROCESSES TO FORM MOLYBDENUM-BASED MATERIALS WITH IMPROVED RESISTIVITY | Final Rejection | Applied Materials, Inc. |
| 18464201 | SYSTEMS AND METHODS FOR IMPROVED DISPLAYS | Non-Final OA | Meta Platforms Technologies, LLC |
| 17886230 | ELECTRODE STRUCTURE, SEMICONDUCTOR STRUCTURE, AND MANUFACTURING METHOD OF ELECTRODE STRUCTURE | Non-Final OA | Silergy Semiconductor Technology (Hangzhou) LTD |
| 18278795 | SEMICONDUCTOR SUBSTRATE, METHOD FOR MANUFACTURING THE SAME, APPARATUS FOR MANUFACTURING THE SAME, AND TEMPLATE SUBSTRATE | Non-Final OA | KYOCERA Corporation |
| 18298206 | SEMICONDUCTOR PROCESSING TOOL AND METHODS OF OPERATION | Final Rejection | Taiwan Semiconductor Manufacturing Company, Ltd. |
| 17649381 | 3D INTEGRATED CIRCUIT (3DIC) STRUCTURE | Non-Final OA | Taiwan Semiconductor Manufacturing Company, Ltd. |
| 17473414 | PATCH PACKAGING ARCHITECTURE IMPLEMENTING HYBRID BONDS AND SELF-ALIGNED TEMPLATE | Final Rejection | Intel Corporation |
| 17357767 | SUBSTRATE-LESS NANOWIRE-BASED LATERAL DIODE INTEGRATED CIRCUIT STRUCTURES | Final Rejection | Intel Corporation |
| 17882441 | MULTISTEP ETCH FOR DIRECT CHIP ATTACH (DCA) SUBSTRATES, AND ASSOCIATED SYSTEMS AND DEVICES | Non-Final OA | Micron Technology, Inc. |
| 18180442 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Final Rejection | Kioxia Corporation |
| 18171156 | SEMICONDUCTOR DEVICE WITH WIRING LAYER AND CONDUCTIVE PORTION WITH PROTRUDING PORTION | Non-Final OA | Rohm Co., Ltd. |
| 18467071 | BONDING APPARATUS AND BONDING METHOD | Non-Final OA | Tokyo Electron Limited |
| 18299419 | INTEGRATED CIRCUIT DEVICE THAT INCLUDES A PROTECTIVE LAYER AND AN INSULATING LAYER | Final Rejection | Nagravision SARL |
| 18338293 | CARRIER ASSEMBLY FOR PROCESSING PACKAGED MODULES | Final Rejection | SKYWORKS SOLUTIONS, INC. |
| 18128129 | Passive Device Dies With Measurement Structures | Final Rejection | Taiwan Semiconductor Manufacturing Co., Ltd. |
| 17675558 | Methods of Manufacturing Semiconductor Devices | Non-Final OA | Taiwan Semiconductor Manufacturing Co., Ltd. |
| 18188089 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Non-Final OA | RENESAS ELECTRONICS CORPORATION |
| 18117630 | MULTIPLE-LAYERED COVER STRUCTURE FOR BEAMSHAPING FOR LIGHT-EMITTING DIODE DEVICES | Final Rejection | CreeLED, Inc. |
| 18030516 | PREPARATION METHOD OF DOUBLE-T-SHAPED GATE BASED ON DOUBLE-LAYER PASSIVATION ACCURATE ETCHING | Non-Final OA | SOUTH CHINA UNIVERSITY OF TECHNOLOGY |
| 18542991 | METHOD FOR FORMING SEMICONDUCTOR DIE AND SEMICONDUCTOR DEVICE THEREOF | Final Rejection | MagnaChip Semiconductor, Ltd. |
| 18375141 | ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES | Non-Final OA | Amkor Technology Singapore Holding Pte. Ltd. |
| 18311212 | 3D MEMORY CELLS AND ARRAY ARCHITECTURES AND PROCESSES | Non-Final OA | NEO Semiconductor, Inc. |
| 17937432 | 3D FLOATING BODY MEMORY CELL STRUCTURE | Final Rejection | NEO SEMICONDUCTOR, INC. |
| 18371546 | SEMICONDUCTOR DEVICE, BASE-SIDE SEMICONDUCTOR CHIP, AND BONDING-SIDE SEMICONDUCTOR CHIP | Final Rejection | LAPIS SEMICONDUCTOR CO., LTD. |
IP Author analyzes examiner patterns and generates tailored response strategies with the highest chance of allowance.
Build Your Strategy