Tech Center 2800 • Art Units: 2899
This examiner grants 91% of resolved cases
| App # | Title | Status | Assignee |
|---|---|---|---|
| 18217655 | SEMICONDUCTOR PACKAGE | Non-Final OA | SAMSUNG ELECTRONICS CO., LTD. |
| 18334578 | SEMICONDUCTOR PACKAGE | Non-Final OA | Samsung Electronics Co., Ltd. |
| 18448748 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Final Rejection | Mitsubishi Electric Corporation |
| 17954711 | Chip Package with Contact Clip | Final Rejection | Infineon Technologies AG |
| 18453713 | SEMICONDUCTOR DEVICE | Non-Final OA | FUJI ELECTRIC CO., LTD. |
| 18343117 | SEMICONDUCTOR MODULE | Non-Final OA | FUJI ELECTRIC CO., LTD. |
| 17994116 | SEMICONDUCTOR UNIT AND SEMICONDUCTOR DEVICE | Non-Final OA | FUJI ELECTRIC CO., LTD. |
| 18229959 | Capacitor Carrier Ring And Stiffener For Integrated Circuit Package Assembly | Non-Final OA | Google LLC |
| 18447321 | SEMICONDUCTOR DEVICE | Non-Final OA | Taiwan Semiconductor Manufacturing Company, Ltd. |
| 17957003 | HIGH SURFACE AREA CAPACITOR IN AN ELECTRONIC SUBSTRATE PACKAGE | Non-Final OA | Intel Corporation |
| 17853329 | DIE-STACKED AND MOLDED ARCHITECTURE FOR MEMORY ON PACKAGE (MOP) | Non-Final OA | Intel Corporation |
| 17848417 | Semiconductor devices with in-package PGS for coupling noise suppression | Final Rejection | MEDIATEK INC. |
| 18162481 | SHIELDED WAFER LEVEL CHIP SCALE PACKAGE WITH SHIELD CONNECTED TO GROUND WITH VIAS THROUGH DIE | Final Rejection | Skyworks Solutions, Inc. |
| 18490615 | ELECTRONIC DEVICE | Non-Final OA | Advanced Semiconductor Engineering, Inc. |
| 18067788 | AMPLIFIER MODULES AND SYSTEMS WITH GROUND TERMINALS ADJACENT TO POWER AMPLIFIER DIE | Non-Final OA | NXP USA, Inc. |
| 18331837 | POWER MODULE FOR HALF-BRIDGE CIRCUIT WITH SCALABLE ARCHITECTURE AND IMPROVED LAYOUT | Final Rejection | STMICROELECTRONICS S.r.l. |
| 18457523 | REINFORCEMENT STRUCTURES FOR MULTI-DIE SEMICONDUCTOR PACKAGES AND METHODS OF FORMING THE SAME | Non-Final OA | Taiwan Semiconductor Manufacturing Company Limited |
IP Author analyzes examiner patterns and generates tailored response strategies with the highest chance of allowance.
Build Your Strategy