Tech Center 2100 • Art Units: 2100 2183
This examiner grants 58% of resolved cases
| App # | Title | Status | Assignee |
|---|---|---|---|
| 18609501 | INTERCONNECT DEVICE, OPERATION METHOD OF INTERCONNECT DEVICE, AND ARTIFICIAL INTELLIGENCE (AI) ACCELERATOR SYSTEM INCLUDING INTERCONNECT DEVICE | Non-Final OA | Samsung Electronics Co., Ltd. |
| 18453010 | Coprocessor Register Renaming | Final Rejection | Apple Inc. |
| 18220536 | METHOD AND SYSTEM FOR TASK DUPLICATION AND MIGRATION INCLUDING FORWARDING OF MICROARCHITECTURAL CONTEXT INFORMATION | Non-Final OA | Google LLC |
| 18380409 | METHOD AND APPARATUS FOR SOFTWARE-DIRECTED INHIBITING OF BRANCH PREDICTION IN COMPUTING DEVICES | Final Rejection | HUAWEI TECHNOLOGIES CO., LTD. |
| 18399473 | SYSTEMS AND METHODS FOR EXECUTING A FUSED MULTIPLY-ADD INSTRUCTION FOR COMPLEX NUMBERS | Non-Final OA | Intel Corporation |
| 18374296 | HYBRID PERFORMANCE MONITORING UNIT (PMU) ENUMERATION | Final Rejection | Intel Corporation |
| 18217428 | APPARATUS AND METHOD FOR PREFETCHING DATA WITH HINTS | Non-Final OA | Intel Corporation |
| 18067577 | METHODS AND APPARATUSES FOR INSTRUCTIONS INCLUDING A MISPREDICTION HANDLING HINT TO REDUCE A BRANCH MISPREDICTION PENALTY | Non-Final OA | INTEL CORPORATION |
| 17958382 | INSTRUCTIONS TO CONVERT FROM FP8 | Final Rejection | Intel Corporation |
| 17955379 | CPUID ENUMERATED DEPRECATION | Final Rejection | Intel Corporation |
| 17955364 | FAR JUMP AND INTERRUPT RETURN | Final Rejection | INTEL CORPORATION |
| 17841555 | PROCESSOR CIRCUITRY TO DETERMINE A STATE OF ENABLEMENT OF A SYNCHRONIZATION CONTROL FOR THREADS OF EXECUTION | Final Rejection | Intel Corporation |
| 17512119 | HARDWARE PROCESSORS AND METHODS FOR EXTENDED MICROCODE PATCHING | Non-Final OA | Intel Corporation |
| 17358859 | 64-BIT TWO-DIMENSIONAL BLOCK LOAD WITH TRANSPOSE | Non-Final OA | Intel Corporation |
| 18824034 | BUS FOR TRANSPORTING OUTPUT VALUES OF NEURAL NETWORK LAYER | Non-Final OA | Amazon Technologies, Inc. |
| 18176493 | REDUCING A NUMBER OF COMMANDS TRANMITTED TO A CO-PROCESSOR BY COMBINING REGISTER-SETTING COMMANDS WITH CONTINUOUS REGISTER ADDRESSES | Final Rejection | Glenfly Tech Co., Ltd. |
| 18089582 | MEMORY CONTROLLER AND MEMORY SYSTEM FOR GENERATING INSTRUCTION SET BASED ON NON-INTERLEAVING BLOCK GROUP INFORMATION | Non-Final OA | SK hynix Inc. |
| 18174715 | INSTRUCTION PACKING SCHEME FOR VLIW CPU ARCHITECTURE | Non-Final OA | TEXAS INSTRUMENTS INCORPORATED |
| 18068030 | ENHANCED OFFLOAD TO HARDWARE ACCELERATORS | Non-Final OA | TEXAS INSTRUMENTS INCORPORATED |
| 18160321 | COMPUTER-READABLE RECORDING MEDIUM STORING PROGRAM AND METHOD OF SPARSE MATRIX OPERATION WITH MASK BIT EXPANSION WHEN PROGRAM COUNTER IS IN SETTING RANGE | Non-Final OA | Fujitsu Limited |
| 17904081 | ACCESSING COMPRESSED FIRMWARE DATA USING HEADER INFORMATION | Final Rejection | Micron Technology, Inc. |
| 18072300 | APPLICATION PROGRAMMING INTERFACE TO INDICATE OPERATIONS TO BE PERFORMED BY CORRESPONDING STREAMING MULTIPROCESSORS | Final Rejection | NVIDIA Corporation |
| 18961938 | MULTI-TAKEN PREDICTION ENTRIES FOR PREDICTION RESUMPTION | Final Rejection | Arm Limited |
| 18345940 | LIMITED BIT TOGGLING FOR DATA BUS INVERSION | Non-Final OA | Advanced Micro Devices, Inc. |
| 18148873 | Permute Instructions for Register-Based Lookups | Final Rejection | Advanced Micro Devices, Inc. |
| 17843640 | Controlling Instruction Dispatch based on Counts of Dynamic VLIW Data Communications | Final Rejection | Advanced Micro Devices, Inc. |
| 17557667 | GENERAL PURPOSE REGISTER HIERARCHY SYSTEM AND METHOD | Final Rejection | ADVANCED MICRO DEVICES, INC. |
| 16425625 | SOFTWARE-CONTROLLED VARIABLE WAVEFRONT SIZE EXECUTION AT GPU | Non-Final OA | ADVANCED MICRO DEVICES, INC. |
| 17021819 | PROGRAMMABLE ELECTRONIC DEVICES AND METHODS FOR SELECTING MEMORY ZONES FROM RESPECTIVE POSITIONS OF INSTRUCTIONS OF A PROGRAM | Final Rejection | STMicroelectronics (Grenoble 2) SAS |
| 18763532 | ALLOCATION OF THREAD LOCAL STORAGE WHEN A THREAD SWITCHES BETWEEN LINK DOMAINS SHARING A COMMON ADDRESS SPACE | Non-Final OA | VMware LLC |
IP Author analyzes examiner patterns and generates tailored response strategies with the highest chance of allowance.
Build Your Strategy