Prosecution Insights
Last updated: October 02, 2026

Invention And Collaboration Laboratory Pte. Ltd.

Technology area: Semiconductors, Circuits & Optics

10 pending office actions • 6 art units • 10 examiners • 0 of 10 (0%) have an AI response strategy ready • 11 patents granted in the last 365 days

Analysis

Invention And Collaboration Laboratory Pte. Ltd. has 10 pending office actions within the Semiconductors, Circuits & Optics technology area. These 10 actions are distributed across 6 distinct art units, showing a broad technical reach within the semiconductor field. Notably, the portfolio involves 10 distinct examiners, which means that each of the 10 pending office actions is being reviewed by a different person. This high level of examiner diversity suggests that prosecution outcomes are not dependent on the tendencies of any single individual.

The busiest examiner, GRAY, AARON J, is responsible for 1 pending office action. This 1 action is part of the 10 total actions spread across the 10 distinct examiners. Despite this examiner diversity, the concentration within 6 distinct art units may lead to some overlap in the types of rejections or prior art encountered. The 1 pending action under GRAY, AARON J is just 1 component of a decentralized prosecution effort involving 10 distinct examiners.

Written from this page's own data; every figure is computed from USPTO records and verified before publication.

Portfolio Summary

10
Total Pending OAs
3
Non-Final OAs
4
Final Rejections
3
Advisory / Quayle

Response Deadline Pressure

Based on the USPTO statutory response window for each pending office action. 6 of the docket's apps have a known mailing date; the rest are excluded from the tile counts.

4
Overdue
1
Due this week
1
Due this month
0
Due in next 60 days
0
Due later

Deadline Fire Line

Every pending office action with a known statutory deadline, placed on a days-until-due axis. Dots left of Today are overdue; the further right, the more runway. Cases that share a deadline window stack vertically. 6 of the docket's apps have a known mailing date.

-30dToday30d60d90d120d
Overdue (4)Due ≤ 7 days (1)Due ≤ 30 days (1)

Case Difficulty Mix

Difficulty is derived from the rejection statutes on the most recent pending office action. §101-driven and multi-statute cases are graded Hard; §112-only and obviousness-type double-patenting cases are graded Easy; everything else is Medium. "Unknown" means we have not yet parsed a statute for that office action.

6
Hard (60%)
4
Medium (40%)
0
Easy (0%)
0
Unknown (0%)

Rejection Statute Mix

BucketCases
§103 only2 (20%)
§102 only2 (20%)
Multi-statute (no §101)6 (60%)

Industry Mix

How the docket's pending cases split across USPTO tech-center bands.

0
Life Sciences
0% of docket
0
Information Tech
0% of docket
0
Communications
0% of docket
10
Semiconductors
100% of docket
0
Mechanical / Eng
0% of docket
0
Business / Other
0% of docket

Time-on-OA Estimate

Manual office-action response work runs about 10 hours per case. The time-saved bands below show what IP Author's prosecution pipeline typically delivers — a conservative 20% on the low end, 35% in the middle, 50% on the high end.

100 h
Manual time on pending OAs
20 h
Time saved (low, 20%)
35 h
Time saved (mid, 35%)
0.9 wks
FTE-weeks freed (mid)

Top Examiners on this docket

ExaminerApps on this docketAllow rateInterview lift
GRAY, AARON J 1 82.3% +29.8%
KOO, LAMONT B 1 80.6% +5.2%
PAGE, STEVEN MITCHELL CHR 1 83.6% +8.7%
RODELA, EDUARDO A 1 86.3% +5.7%
NGUYEN, DAO H 1 91.4% +5.7%
AHMED, SHAHED 1 90.8% -0.1%
OH, JIYOUNG 1 77.3% +21.5%
MIHALIOV, DMITRI 1 73.3% +34.8%
SCHODDE, CHRISTOPHER A 1 52.7% +33.9%
ROLAND, CHRISTOPHER M 1 64.6% +21.4%

Quick Wins (2)

Cases in front of an examiner with an allow rate of 80%+ where the difficulty is Easy or Medium. The top 2 ordered by deadline are shown.

App #TitleExaminerDue in
18494783 SEMICONDUCTOR DEVICE STRUCTURE WITH VERTICAL TRANSISTOR OVER UNDERGROUND BIT LINE KOO, LAMONT B 50d overdue
18200588 TRANSISTOR STRUCTURE AHMED, SHAHED 38d overdue

Hard Cases (6)

Multi-statute / §101-driven matters, or cases in front of an examiner with an allow rate under 30%. The top 6 ordered by deadline are shown.

App #TitleExaminerDue in
18203688 PLANAR COMPLEMENTARY MOSFET STRUCTURE TO REDUCE LEAKAGES AND PLANAR AREAS RODELA, EDUARDO A 36d overdue
18223560 MEMORY CELL STRUCTURE PAGE, STEVEN MITCHELL CHR 2d overdue
17395922 SRAM Cell Structures ROLAND, CHRISTOPHER M 5d
17875395 TRANSISTOR STRUCTURE SCHODDE, CHRISTOPHER A 23d
18518581 SEMICONDUCTOR TRANSISTOR WITH PRECISE GEOMETRIES AND RELATED MANUFACTURE METHOD THEREOF GRAY, AARON J —
18203264 BULK SEMICONDUCTOR SUBSTRATE WITH FULLY ISOLATED SINGLE-CRYSTALLINE SILICON ISLANDS AND THE METHOD FOR FORMING THE SAME NGUYEN, DAO H —

Interview Candidates (5)

Cases in front of an examiner whose interview lift is 10 percentage points or more — i.e. interviewed cases historically resolve more favorably than non-interviewed ones. The top 5 ordered by deadline are shown.

App #TitleExaminerDue in
17395922 SRAM Cell Structures ROLAND, CHRISTOPHER M 5d
17875395 TRANSISTOR STRUCTURE SCHODDE, CHRISTOPHER A 23d
18518581 SEMICONDUCTOR TRANSISTOR WITH PRECISE GEOMETRIES AND RELATED MANUFACTURE METHOD THEREOF GRAY, AARON J —
17993982 TRANSISTOR STRUCTURE OH, JIYOUNG —
17898664 STANDARD CELL STRUCTURE MIHALIOV, DMITRI —

Top Art Units

Art UnitApps
2813 2
2812 2
2893 2
2818 2
2897 1
2898 1

Pending Office Actions

App #TitleExaminerArt UnitStatutesStatusDue inAIFiled
18518581 SEMICONDUCTOR TRANSISTOR WITH PRECISE GEOMETRIES AND RELATED MANUFACTURE METHOD THEREOF GRAY, AARON J 2897 §102§103 Non-Final OA — Pending Nov 23, 2023
18494783 SEMICONDUCTOR DEVICE STRUCTURE WITH VERTICAL TRANSISTOR OVER UNDERGROUND BIT LINE KOO, LAMONT B 2813 §102 Final Rejection 50d overdue Pending Oct 26, 2023
18223560 MEMORY CELL STRUCTURE PAGE, STEVEN MITCHELL CHR 2812 §102§103 Final Rejection 2d overdue Pending Jul 19, 2023
18203688 PLANAR COMPLEMENTARY MOSFET STRUCTURE TO REDUCE LEAKAGES AND PLANAR AREAS RODELA, EDUARDO A 2893 §103§112 Final Rejection 36d overdue Pending May 31, 2023
18203264 BULK SEMICONDUCTOR SUBSTRATE WITH FULLY ISOLATED SINGLE-CRYSTALLINE SILICON ISLANDS AND THE METHOD FOR FORMING THE SAME NGUYEN, DAO H 2818 §102§103 Final Rejection — Pending May 30, 2023
18200588 TRANSISTOR STRUCTURE AHMED, SHAHED 2813 §102 Non-Final OA 38d overdue Pending May 23, 2023
17993982 TRANSISTOR STRUCTURE OH, JIYOUNG 2818 §103 Non-Final OA — Pending Nov 24, 2022
17898664 STANDARD CELL STRUCTURE MIHALIOV, DMITRI 2812 §103 Non-Final OA — Pending Aug 30, 2022
17875395 TRANSISTOR STRUCTURE SCHODDE, CHRISTOPHER A 2898 §103§112 Non-Final OA 23d Pending Jul 27, 2022
17395922 SRAM Cell Structures ROLAND, CHRISTOPHER M 2893 §103§112 Non-Final OA 5d Pending Aug 06, 2021

Managing Invention And Collaboration Laboratory Pte. Ltd.'s Patent Portfolio?

IP Author helps IP teams respond to office actions faster with AI-generated responses, examiner analytics, and prosecution intelligence.

Start Free Trial

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month