Prosecution Insights
Last updated: August 18, 2026

Winbond Electronics Corp.

27 pending office actions • 17 art units • 26 examiners • 0 of 27 (0%) have an AI response strategy ready • 89 patents granted in the last 365 days

Portfolio Summary

27
Total Pending OAs
17
Non-Final OAs
10
Final Rejections
0
Advisory / Quayle

Response Deadline Pressure

Based on the USPTO statutory response window for each pending office action. 7 of the docket's apps have a known mailing date; the rest are excluded from the tile counts.

3
Overdue
1
Due this week
2
Due this month
1
Due in next 60 days
0
Due later

Deadline Fire Line

Every pending office action with a known statutory deadline, placed on a days-until-due axis. Dots left of Today are overdue; the further right, the more runway. Cases that share a deadline window stack vertically. 7 of the docket's apps have a known mailing date.

-30dToday30d60d90d120d
Overdue (3)Due ≤ 7 days (1)Due ≤ 30 days (2)Due ≤ 60 days (1)

Case Difficulty Mix

Difficulty is derived from the rejection statutes on the most recent pending office action. §101-driven and multi-statute cases are graded Hard; §112-only and obviousness-type double-patenting cases are graded Easy; everything else is Medium. "Unknown" means we have not yet parsed a statute for that office action.

13
Hard (48%)
14
Medium (52%)
0
Easy (0%)
0
Unknown (0%)

Rejection Statute Mix

BucketCases
§103 only12 (44%)
§102 only2 (7%)
Multi-statute (no §101)13 (48%)

Industry Mix

How the docket's pending cases split across USPTO tech-center bands.

0
Life Sciences
0% of docket
4
Information Tech
15% of docket
0
Communications
0% of docket
18
Semiconductors
67% of docket
0
Mechanical / Eng
0% of docket
5
Business / Other
19% of docket

Time-on-OA Estimate

Manual office-action response work runs about 10 hours per case. The time-saved bands below show what IP Author's prosecution pipeline typically delivers — a conservative 20% on the low end, 35% in the middle, 50% on the high end.

270 h
Manual time on pending OAs
54 h
Time saved (low, 20%)
94 h
Time saved (mid, 35%)
2.4 wks
FTE-weeks freed (mid)

Top Examiners on this docket

ExaminerApps on this docketAllow rateInterview lift
LUONG, DUY HAN 2 94.7% +8.3%
COON, BRADLEY SCOTT 1 93.2% +19.4%
LOONAN, ERIC T 1 64.8% +26.6%
ZHU, ZHIMEI 1 77.6% +37.2%
WU, STEPHANIE 1 81.9% +16.8%
SEHAR, FAKEHA 1 83.3% +18.5%
RAHMAN, MOHAMMAD A 1 86.9% +10.9%
THROCKMORTON, ROBERT EMIL 1
PARENDO, KEVIN A 1 72.3% +11.2%
MCCALL SHEPARD, SONYA D 1 92.9% +3.8%

Quick Wins (2)

Cases in front of an examiner with an allow rate of 80%+ where the difficulty is Easy or Medium. The top 2 ordered by deadline are shown.

App #TitleExaminerDue in
19017793 FLASH MEMORY APPARATUS AND ERASING METHOD THEREOF LUONG, DUY HAN
18629067 SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR FORMING THE SAME MCCALL SHEPARD, SONYA D

Hard Cases (13)

Multi-statute / §101-driven matters, or cases in front of an examiner with an allow rate under 30%. The top 8 ordered by deadline are shown.

App #TitleExaminerDue in
18310693 SEMICONDUCTOR DEVICE AND METHODS FOR FORMING THE SAME WIEGAND, TYLER J 5d
18624032 OPERATING METHOD FOR CONTROLLING MEMORY CELL AND MEMORY SYSTEM LUONG, DUY HAN 15d
17952657 SEMICONDUCTOR MEMORY DEVICE ZHU, SHENG-BAI 55d
19051145 SEMICONDUCTOR MEMORY APPARATUS AND INITIALIZATION METHOD THEREOF COON, BRADLEY SCOTT
19019543 MEMORY STORAGE APPARATUS AND METHOD FOR OPERATING MEMORY STORAGE APPARATUS LOONAN, ERIC T
18789594 BLOCK ADDRESSING METHOD FOR MEMORY DEVICE AND MEMORY DEVICE WU, STEPHANIE
18740817 SEMICONDUCTOR DEVICE SEHAR, FAKEHA
18670061 SEMICONDUCTOR STRUCTURE AND FORMATION METHOD THEREOF RAHMAN, MOHAMMAD A

Interview Candidates (7)

Cases in front of an examiner whose interview lift is 10 percentage points or more — i.e. interviewed cases historically resolve more favorably than non-interviewed ones. The top 7 ordered by deadline are shown.

App #TitleExaminerDue in
19051145 SEMICONDUCTOR MEMORY APPARATUS AND INITIALIZATION METHOD THEREOF COON, BRADLEY SCOTT
19019543 MEMORY STORAGE APPARATUS AND METHOD FOR OPERATING MEMORY STORAGE APPARATUS LOONAN, ERIC T
19017820 SECURE KEY REPLACEMENT SYSTEM, SECURE KEY REPLACEMENT DEVICE AND SECURE KEY REPLACEMENT METHOD ZHU, ZHIMEI
18789594 BLOCK ADDRESSING METHOD FOR MEMORY DEVICE AND MEMORY DEVICE WU, STEPHANIE
18740817 SEMICONDUCTOR DEVICE SEHAR, FAKEHA
18670061 SEMICONDUCTOR STRUCTURE AND FORMATION METHOD THEREOF RAHMAN, MOHAMMAD A
18632669 SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THE SAME PARENDO, KEVIN A

Top Art Units

Art UnitApps
2825 3
2812 3
2818 2
2893 2
2827 1
2137 1
2495 1
2133 1
4100 1
2111 1

Pending Office Actions

App #TitleExaminerArt UnitStatutesStatusDue inAIFiled
19051145 SEMICONDUCTOR MEMORY APPARATUS AND INITIALIZATION METHOD THEREOF COON, BRADLEY SCOTT 2827 §103§112 Non-Final OA Pending Feb 11, 2025
19019543 MEMORY STORAGE APPARATUS AND METHOD FOR OPERATING MEMORY STORAGE APPARATUS LOONAN, ERIC T 2137 §102§103 Final Rejection Pending Jan 14, 2025
19017793 FLASH MEMORY APPARATUS AND ERASING METHOD THEREOF LUONG, DUY HAN 2825 §103 Non-Final OA Pending Jan 13, 2025
19017820 SECURE KEY REPLACEMENT SYSTEM, SECURE KEY REPLACEMENT DEVICE AND SECURE KEY REPLACEMENT METHOD ZHU, ZHIMEI 2495 §103 Non-Final OA Pending Jan 13, 2025
18789594 BLOCK ADDRESSING METHOD FOR MEMORY DEVICE AND MEMORY DEVICE WU, STEPHANIE 2133 §102§103§112 Final Rejection Pending Jul 30, 2024
18740817 SEMICONDUCTOR DEVICE SEHAR, FAKEHA §103§112 Non-Final OA Pending Jun 12, 2024
18670061 SEMICONDUCTOR STRUCTURE AND FORMATION METHOD THEREOF RAHMAN, MOHAMMAD A §102§103 Non-Final OA Pending May 21, 2024
18657791 SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF THROCKMORTON, ROBERT EMIL 2818 §103 Non-Final OA Pending May 08, 2024
18632669 SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THE SAME PARENDO, KEVIN A §103 Non-Final OA Pending Apr 11, 2024
18629067 SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR FORMING THE SAME MCCALL SHEPARD, SONYA D §103 Non-Final OA Pending Apr 08, 2024
18624032 OPERATING METHOD FOR CONTROLLING MEMORY CELL AND MEMORY SYSTEM LUONG, DUY HAN 2825 §102§103 Non-Final OA 15d Pending Apr 01, 2024
18613139 MANUFACTURING METHOD OF SEMICONDUCTOR STRUCTURE STEWART, ROBERT LINCOLN 4100 §102§103 Non-Final OA Pending Mar 22, 2024
18595877 SEMICONDUCTOR MEMORY DEVICE, CONTROL METHOD, AND CONTROL DEVICE KERVEROS, DEMETRIOS C 2111 §102 Final Rejection Pending Mar 05, 2024
18416033 FLASH MEMORY AND METHOD FOR FORMING THE SAME NGUYEN, SOPHIA T 2893 §103§112Other Final Rejection Pending Jan 18, 2024
18410202 MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME SANDVIK, BENJAMIN P 2812 §102 Non-Final OA Pending Jan 11, 2024
18399571 MEMORY STORAGE DEVICE AND READING METHOD THEREOF SMET, UYEN TRAN 2824 §103 Non-Final OA 22d overdue Pending Dec 28, 2023
18500586 SEMICONDUCTOR STRUCTURE AND METHODS FOR FORMING THE SAME SLUTSKER, JULIA 2891 §103§112 Non-Final OA Pending Nov 02, 2023
18473317 DYNAMIC RANDOM ACCESS MEMORY AND MANUFACTURING METHOD THEREOF ANDERSON, ERIK ARTHUR 2812 §103 Final Rejection Pending Sep 25, 2023
18460610 MEMORY DEVICE AND MANUFACTURING METHOD THEREOF PARK, SAMUEL 2818 §103 Final Rejection 22d Pending Sep 04, 2023
18458633 SEMICONDUCTOR DEVICE AND METHOD FORMING THE SAME NGUYEN, THANH T 2893 §103 Final Rejection 25d overdue Pending Aug 30, 2023
18454051 AND TYPE FLASH MEMORY, PROGRAMMING METHOD AND ERASING METHOD STORMES, JOSEPH FIDELIS 2825 §103 Final Rejection 1d overdue Pending Aug 22, 2023
18310693 SEMICONDUCTOR DEVICE AND METHODS FOR FORMING THE SAME WIEGAND, TYLER J 2812 §102§103 Non-Final OA 5d Pending May 02, 2023
18178944 SEMICONDUCTOR STRUCTURE, INSPECTION METHOD AND INSPECTION SYSTEM LAPAGE, MICHAEL P 2877 §103 Final Rejection Pending Mar 06, 2023
17952657 SEMICONDUCTOR MEMORY DEVICE ZHU, SHENG-BAI 2897 §102§103 Final Rejection 55d Pending Sep 26, 2022
17829015 SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME NADAV, ORI 2811 §103§112 Non-Final OA Pending May 31, 2022
17671551 PLASMA DAMAGE PROTECTION DEVICE AND PLASMA DAMAGE PROTECTION METHOD NIELSEN, DEREK LANG 2899 §103 Non-Final OA Pending Feb 14, 2022
17580610 MEMORY DEVICE HAVING PROCTECTIVE STRUCTURE SURROUNDING BIT-LINE CONTACT AND METHOD OF FORMING THE SAME BAUMAN, SCOTT E 2815 §103§112 Non-Final OA Pending Jan 20, 2022

Managing Winbond Electronics Corp.'s Patent Portfolio?

IP Author helps IP teams respond to office actions faster with AI-generated responses, examiner analytics, and prosecution intelligence.

Start Free Trial

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month